(A1)

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
20 June 2002 (20.06.2002)

PCT

(10) International Publication Number
WO 02/048873 A3

(51) International Patent Classification[7]: G06F 9/38

(21) International Application Number: PCT/US01/47626

(22) International Filing Date:
10 December 2001 (10.12.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/738,081 15 December 2000 (15.12.2000) US

(71) Applicants: **INTEL CORPORATION** [US/US], 2200 Mission College Boulevard, Santa Clara, CA 95052 (US) **ANALOG DEVICES, INC.** [US/US], One Technology Way, Norwood, MA 02062-9106 (US).

(72) Inventors: **ROTH, Charles, P.**, 13305 Tichester Court, Austin, TX 78729 (US) **SINGH, Ravi, P.**: 12349 Metric Boulevard, #829, Austin, TX 78758 (US) **OVERKAMP, Gregory, A.**, P.O Box 163442, Austin, TX 78716 (US)

(74) Agent: **HARRIS, Scott, C.**; Fish & Richardson PC, 4350 La Jolla Village Drive, Suite 500, San Diego, CA 92122 (US)


(81) Designated States *(national)*: CN, JP, KR, SG.

Published:
— *with international search report*
— *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

(88) Date of publication of the international search report:
5 December 2002

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette

(54) Title: EXCEPTION HANDLING IN A PIPELINED PROCESSOR



(57) Abstract: In one embodiment, a programmable processor includes a execution pipeline and an exception pipeline. The execution pipeline may be a multi-stage execution pipeline that processes instructions. The exception pipeline may be a multi-stage exception pipeline that propagates exceptions resulting from the execution of the instructions. The first and exception pipelines may have the same number of stages and may operate on the same clock cycles. When an instruction passes from a stage of the execution pipeline to a later stage of the execution pipeline, an exception may similarly pass from a corresponding stage of the exception pipeline to a corresponding later stage of the exception pipeline.

162162

WO 02/048873 A3