ABSTRACT

INTEGRATED CIRCUIT SYSTEM HAVING STRAINED TRANSISTOR

An integrated circuit system is provided including forming a circuit element on a wafer, forming a stress formation layer having a non-uniform profile over the wafer, and forming an interlayer dielectric over the stress formation layer and the wafer.

Fig. 1