



(51) International Patent Classification:

G11C 8/08 (2006.01) H03K 19/20 (2006.01)
G11C 11/408 (2006.01)

(21) International Application Number:

PCT/IB2011/002823

(22) International Filing Date:

30 September 2011 (30.09.2011)

(25) Filing Language:

English

(26) Publication Language:

English

(71) Applicant (for all designated States except US): SOITEC
[FR/FR]; Chemin des Franques, F-38190 Bernin (FR).

(72) Inventors; and

(75) Inventors/Applicants (for US only): MAZURE, Carlos
[DE/FR]; 143 Chemin du Bas Bernin Résidence Cidex
64a, F-38190 Bernin (FR). FERRANT, Richard [FR/FR];
Village de Suguenou, F-29770 Esquibien (FR). NGUY-
EN, Bich-Yen [US/US]; 110 S. Laurelwood Drive, Austin,
78733 (US).(74) Agent: COLLIN, Jérôme; Cabinet Regimbeau, 20, rue de
Chazelles, F-75847 Paris Cedex 17 (FR).(81) Designated States (unless otherwise indicated, for every
kind of national protection available): AE, AG, AL, AM,

AO, AT, AU, AZ, BA, BB, BG, BH, BR, BW, BY, BZ,
CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM, DO,
DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN,
HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP, KR,
KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD, ME,
MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ,
OM, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SC, SD,
SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ, TM, TN, TR,
TT, TZ, UA, UG, US, UZ, VC, VN, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every
kind of regional protection available): ARIPO (BW, GH,
GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ,
UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU,
TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE,
DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU,
LV, MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK,
SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ,
GW, ML, MR, NE, SN, TD, TG).

Declarations under Rule 4.17:


— of inventorship (Rule 4.17(iv))

Published:

— with international search report (Art. 21(3))

(54) Title: PSEUDO-INVERTER CIRCUIT WITH MULTIPLE INDEPENDENT GATE TRANSISTORS

FIG. 5



(57) Abstract: The invention relates to a circuit including a transistor of a first type of channel in series with a transistor of a second type of channel between first and second terminals for applying a power supply potential, each of the transistors being a multiple gate transistor having at least a first (G_{1P} , G_{1N}) and a second (G_{2P} , G_{2N}) independent control gates, characterized in that at least one of the transistors is configured for operating in a depletion mode under the action of a second gate signal applied to its second control gate (G_{2P} , G_{2N}).