

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
22 July 2004 (22.07.2004)


PCT

(10) International Publication Number
WO 2004/061903 A3

- (51) International Patent Classification⁷: **H01L 21/44**, 23/34, 27/10
- (21) International Application Number: PCT/US2003/039878
- (22) International Filing Date: 16 December 2003 (16.12.2003)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
10/321,669 18 December 2002 (18.12.2002) US
10/730,064 9 December 2003 (09.12.2003) US
- (71) Applicant: **EASIC CORPORATION** [US/US]; 3555 Woodford Drive, San Jose, CA 95124 (US).
- (72) Inventors: **OR-BACH, Zvi**; 3555 Woodford Road, San Jose, CA 95124 (US). **COOKE, Laurence**; 25399 Spanish Ranch Road, Los Gatos, CA 95033 (US). **APOSTOL, Adrian**; Bdul Dacia BL9 Ap. 17 Piatra Neamt, R-610106 Neamt (RO). **IACOBUT, Romeo**; Loc Barticesti 521, Com Botesti, R-617091 Neamt (RO).
- (74) Agent: **GLUCK, Jeffrey, W., Ph., D.**; Venable LLP, P.O. Box 34385, Washington, DC 20043-9998 (US).
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.
- (84) Designated States (*regional*): ARIPO patent (BW, GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).
- Published:**
— with international search report
— before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

[Continued on next page]

(54) Title: METHOD FOR FABRICATION OF SEMICONDUCTOR DEVICE



(57) Abstract: A novel method is presented to provide ASICs with drastically reduced NRE and with volume flexibility. The invention includes a method of fabricating an integrated circuit, including the steps of: providing a semiconductor substrate, forming a borderless logic array including a plurality of Area I/Os (36) and also including the step of forming redistribution layer (32) for redistribution at least some of the Area I/Os for the purpose of the device packaging. The fabrication may utilize Direct Write e-Beam for customization. The customization step may include fabricating various types of devices at different volume from the same wafer.

WO 2004/061903 A3



(88) Date of publication of the international search report:

14 April 2005

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.