1/10




FIG. 1



Processor
21
Array Controller
22
26
Column Driver Circuit
24
Row Driver Circuit
1
1
30

FIG. 2




FIG. 3

Row Output Signals	Column Output Signals: $+V_{bias}$	Column Output Signals: $-V_{bias}$
0	Stable	Stable
$+\Delta V$	Relax	Actuate
$-\Delta V$	Actuate	Relax

FIG. 4



1
2
3
1
2
3

FIG. 5A



Row 1 Line Time
Row 2 Line Time
Row 3 Line Time
Column 1
Column 2
Column 3
Row 1
Row 2
Row 3
+5
0
-5
+5
-5
-5
0
0
0

FIG. 5B




FIG. 6A




FIG. 6B




FIG. 6C



500
554
550A
550B
550C
525
552A
556D
525
552B
556E
525
552C
556F
525
556A
556B
556C

FIG. 7



525
525
W
570
570
570
574
W
570
570
570
8B
574
574
8B

FIG. 8A



583
576
578
580
582
554
572
570
584
525
571b
571a
573
575
574
577
579
w

FIG. 8B




FIG. 9A




FIG. 9B




FIG. 9C




FIG. 10



599
599
599
525
574
570
570
574
574
599
599
525
574
570
570
574
574
599
599
525
574
570
570
574
574
599
599

FIG. 11




FIG. 12A




FIG. 12B




FIG. 1



Processor
21
Array Controller
22
26
Column Driver Circuit
24
Row Driver Circuit
1
1
30

FIG. 2




FIG. 3

Row Output Signals	Column Output Signals: $+V_{bias}$	Column Output Signals: $-V_{bias}$
0	Stable	Stable
$+\Delta V$	Relax	Actuate
$-\Delta V$	Actuate	Relax

FIG. 4



1
2
3
1
2
3

FIG. 5A



Row 1 Line Time
Row 2 Line Time
Row 3 Line Time
Column 1
Column 2
Column 3
Row 1
Row 2
Row 3
+5
0
-5
+5
+5
-5
-5
0
0
0

FIG. 5B




FIG. 6A




FIG. 6B




FIG. 6C



556D
556E
556F
525
550C
550B
550A
556C
556B
556A
500
554
552A
525
552B
525
552C
525

FIG. 7




FIG. 8A



583
574
578
560
582
584
571a
572
571b
525
570
574
575
573
577
572
525
584
570
579
571a
571b
572
W
574

FIG. 8B




FIG. 9A




FIG. 9B




FIG. 9C




FIG. 10



599
574
599
574
599
574
574
599
599
599
574
525
599
574
525
599
574
525
599
50.0um
C03G9281 10.0kV 9.1mm x700 SE(U)

FIG. 11




FIG. 12A




FIG. 12B