



(51) International Patent Classification:

H03K 3/0233 (2006.01) H03K 3/02 (2006.01)
H03K 3/0234 (2006.01) H03K 3/023 (2006.01)
H03K 3/037 (2006.01) H03K 3/0231 (2006.01)
H03K 5/05 (2006.01) H03K 3/0232 (2006.01)
H03K 5/06 (2006.01) H03K 3/027 (2006.01)
H03K 5/135 (2006.01) H03K 5/13 (2014.01)
H03K 5/145 (2006.01) H03K 5/14 (2014.01)

(21) International Application Number:

PCT/US2025/013675

(22) International Filing Date:

30 January 2025 (30.01.2025)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

63/626,904 30 January 2024 (30.01.2024) US

(71) Applicant: **QRL SEMI, INC.** [US/US]; 10073 Meadowbank Lane, Delaplane, Virginia 20144 (US).

(72) Inventors: **SNIDER, Gregory, L.**; 10073 Meadowbank Lane, Delaplane, Virginia 20144 (US). **ORLOV, Alexei,**

O.; 10073 Meadowbank Lane, Delaplane, Virginia 20144 (US).

(74) Agent: **MCILVAINE, John, W.** et al.; The Webb Law Firm, One Gateway Center, 420 Ft. Duquesne Blvd., Suite 1200, Pittsburgh, Pennsylvania 15222 (US).

(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ, CA, CH, CL, CN, CO, CR, CU, CV, CZ, DE, DJ, DK, DM, DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT, HN, HR, HU, ID, IL, IN, IQ, IR, IS, IT, JM, JO, JP, KE, KG, KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY, MA, MD, MG, MK, MN, MU, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, ST, SV, SY, TH, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UY, UZ, VC, VN, WS, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, CV, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SC, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT,

(54) Title: ADIABATIC FLIP-FLOP AND MEMORY DESIGN




FIG. 2

(57) Abstract: Provided herein are circuits that use resonators to generate energy recovering Bennett clocks.

[Continued on next page]

LU, LV, MC, ME, MK, MT, NL, NO, PL, PT, RO, RS, SE,
SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN,
GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

— *with international search report (Art. 21(3))*