PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 :
H01L 23/13, 23/498, 23/58

A1

(11) International Publication Number: WO 99/18609

(43) International Publication Date: 15 April 1999 (15.04.99)

(21) International Application Number: PCT/US98/02177

(22) International Filing Date: 4 February 1998 (04.02.98)

(30) Priority Data:
08/947,042 8 October 1997 (08.10.97) US

(71) Applicant: MINNESOTA MINING AND MANUFACTURING COMPANY [US/US]; 3M Center, P.O. Box 33427, Saint Paul, MN 55133–3427 (US).


(72) Inventor: SCHUELLER, Randolph, D.; P.O. Box 33427, Saint Paul, MN 55133–3427 (US).

(74) Agents: FONSECA, Darla, P. et al.; Minnesota Mining and Manufacturing Company, Office of Intellectual Property Counsel, P.O. Box 33427, Saint Paul, MN 55133–3427 (US).

(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, GM, GW, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, GM, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

Published
With international search report.

(54) Title: CHIP SCALE BALL GRID ARRAY FOR INTEGRATED CIRCUIT PACKAGE



(57) Abstract

A chip scale ball grid array for integrated circuit packaging having a nonpolymer layer or support structure positioned between a semiconductor die and a substrate. The nonpolymer support structure acts to increase circuit reliability by reducing thermal stress effects and/or by reducing or eliminating formation of voids in an integrated circuit package. A nonpolymer support structure may be a material, such as copper foil, having sufficient rigidity to allow processing of chip scale package in strip format.