

9806281-3

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : G11C 7/00, 11/34, 15/00, 17/00		A1	(11) International Publication Number: WO 98/48426
			(43) International Publication Date: 29 October 1998 (29.10.98)
(21) International Application Number: PCT/US98/08152		(61) Designated States: CA, CN, JP, KR, NO, (SG) European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).	
(22) International Filing Date: 22 April 1998 (22.04.98)			
(30) Priority Data: 08/842,008 23 April 1997 (23.04.97) US		Published With international search report.	
(71) Applicant: ATMEL CORPORATION [US/US]; 2325 Orchard Parkway, San Jose, CA 95131 (US).			
(72) Inventor: PATHAK, Jagdish; 22998 Robleda Road, Los Altos Hills, CA 94022 (US).			
(74) Agent: SCHNECK, Thomas; Law Offices of Thomas Schneck, P.O. Box 2-E, San Jose, CA 95109-0005 (US).			

(54) Title: A MEMORY DEVICE HAVING A POWER SUPPLY-INDEPENDENT LOW POWER CONSUMPTION BIT LINE VOLTAGE CLAMP

(57) Abstract

The present invention relates to a bit line clamping scheme for non-volatile memories (10). The bit line (35) voltage is maintained at a desired voltage level so as to avoid read disturb effects, while being independent of power supply variations and consuming virtually no power. The invention makes practical memory devices which are designed for both high voltage (5 volt) operation and low voltage (3.3 and 2.5 volt) operation.

