



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification <sup>6</sup> :  
H03D 1/00, H04L 27/06

A1

(11) International Publication Number: **WO 98/06172**

(43) International Publication Date: 12 February 1998 (12.02.98)

(21) International Application Number: **PCT/US97/12087**

(22) International Filing Date: 14 July 1997 (14.07.97)

(30) Priority Data:  
08/691,480 2 August 1996 (02.08.96) US

(71) Applicant: **ZENITH ELECTRONICS CORPORATION**  
[US/US]; 1000 Milwaukee Avenue, Glenview, IL 60025-2493 (US).


(72) Inventor: **SGRIGNOLI, Gary, J.**; 1139 Juniper Lane, Mount Prospect, IL 60056 (US).

(74) Agent: **PETERSON, Thomas, F.**; Ladas & Parry, 224 S. Michigan Avenue, Chicago, IL 60604 (US).

(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, GH, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

Published  
With international search report.

(54) Title: **DC OFFSET COMPENSATION METHOD AND APPARATUS**



(57) Abstract

A DC offset measurement and compensation circuit includes a switch arrangement (14) for establishing a zero carrier condition in the circuit. The circuit output is integrated (30, 32) to develop any DC offsets, which are converted to analog form (34, 36) and subtracted (18, 20) from the signal output. A reference (REF) may also be subtracted (26, 28) to establish a base digital level for the output.