



(51) International Patent Classification:

H04N 7/26 (2006.01) *H04N 7/28* (2006.01)
H04N 7/30 (2006.01) *H04N 7/46* (2006.01)

(21) International Application Number:

PCT/EP2013/059847

(22) International Filing Date:

13 May 2013 (13.05.2013)

(25) Filing Language:

English

(26) Publication Language:

English

(30) Priority Data:

61/646,797 14 May 2012 (14.05.2012) US
 61/647,426 15 May 2012 (15.05.2012) US

(72) Inventors; and

(71) Applicants : **ROSSATO, Luca** [IT/IT]; Via Tommaso
 Gulli, 4, I-20147 Milano (MI) (IT). **MEARDI, Guido**
 [IT/IT]; Via Balilla, 36, I-20136 Milano (MI) (IT).

(74) Agents: **CAMOLESE, Marco** et al.; c/o METROCON-
 SULT S.R.L., Via Sestriere 100, I-10060 None (TO) (IT).

(81) Designated States (unless otherwise indicated, for every
 kind of national protection available): AE, AG, AL, AM,
 AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY,

BZ, CA, CH, CL, CN, CO, CR, CU, CZ, DE, DK, DM,
 DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT,
 HN, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KN, KP,
 KR, KZ, LA, LC, LK, LR, LS, LT, LU, LY, MA, MD,
 ME, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI,
 NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO, RS, RU,
 RW, SC, SD, SE, SG, SK, SL, SM, ST, SV, SY, TH, TJ,
 TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, ZA,
 ZM, ZW.


(84) Designated States (unless otherwise indicated, for every
 kind of regional protection available): ARIPO (BW, GH,
 GM, KE, LR, LS, MW, MZ, NA, RW, SD, SL, SZ, TZ,
 UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ,
 TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK,
 EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV,
 MC, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM,
 TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW,
 ML, MR, NE, SN, TD, TG).

Published:

- with international search report (Art. 21(3))
- before the expiration of the time limit for amending the
 claims and to be republished in the event of receipt of
 amendments (Rule 48.2(h))

(54) Title: DECOMPOSITION OF RESIDUAL DATA DURING SIGNAL ENCODING, DECODING AND RECONSTRUCTION
 IN A TIERED HIERARCHY

Figure 3F



(57) Abstract: Computer processor hardware receives a first set of adjustment values. The first set of adjustment values specify adjustments to be made to a predicted rendition of a signal generated at a first level of quality to reconstruct a rendition of the signal at the first level of quality. The computer processor hardware processes the first set of adjustment values and derives a second set of adjustment values based on the first set of adjustment values and a rendition of the signal at a second level of quality. The second level of quality is lower than the first level of quality.