


0 2 MAR 2005


(a)




(b)





X-DIRECTION
Y-DIRECTION
Data
LP
Mode
DDS
Vbk(+)
Vwt
Vbk(-)
130
181
180
1st DATA LINE DRIVING CIRCUIT
D1
A1
D2
A2
D3
A3
Dn
An
142
Ys0-c
Y0-c
Yc1-a
Ys1-a
Y1-a
G1-a
VLC1-a
VLC SELECTOR
Yc1-b
Ys1-b
Y1-b
G1-b
VLC1-b
Yc1-c
Ys1-c
Y1-c
G1-c
VLC1-c
SHIFT REGISTER
SCANNING SIGNAL SELECTOR
132
134
140
152
Ycm-a
Ysm-a
Ym-a
Gm-a
VLCm-a
Ycm-b
Ysm-b
Ym-b
Gm-b
VLCm-b
Ycm-c
Ysm-c
Ym-c
Gm-c
VLCm-c
Ys(m+1)-a
150
Vsg
120
120a
120b
120c
112
113
118
119
114
115
FIELD
ENB
DDS
Vid
190
2nd DATA LINE DRIVING CIRCUIT
191


114
115
120
112
113
120a
118
119
112
113
120b
118
119
112
113
120c
118
119


0 2 MAR 2005


Dj
Aj
Yci-a
Gi-a
112
113
120a
1201
1203
1202
1218
114
Cm-a
115
105
Cs-a
108
118
VLCi-a
119
Vsg
Yci-b
Gi-b
120b
Cm-b
Cs-b
VLCi-b
Yci-c
Gi-c
120c
Cm-c
Cs-c
VLCi-c
(Aj)


(a) WHITE-LEVEL DATA WRITE (Mode = Low)




(b) WHITE DISPLAY REFRESH (Mode = Low)




(c) WHITE DISPLAY OPERATION (Mode = Low)




(a) BLACK-LEVEL DATA WRITE (Mode = Low)





(b) BLACK DISPLAY REFRESH (Mode = Low)




(c) BLACK DISPLAY OPERATION (Mode = Low)






(a) DATA WRITE INHIBITION (Mode = High)
Yci-a
Gi-a
L
1201
ON
1202
1203
OFF
OFF
112
113
114
Cm-a
115
1218
105
108
Cs-a
VLCi-a
Vsg
118
119



(b) DISPLAY OPERATION (Mode = High)
Aj
Yci-a
Gi-a
1201
ON
1202
1203
ON
OFF
112
113
114
Cm-a
1218
105
108
Cs-a
115
VLCi-a
Vsg
118
119
(Aj)



134
Mode
1343
Ys0-c
Yp0-c
Y0-c
1348
1347
1344
1346
1345
Yc1-a
Ys1-a
Yp1-a
Y1-a
1343
1344
1345
Yc1-b
Ys1-b
Yp1-b
Y1-b
1341
1343
1344
mod1
1345
1342
Yc1-c
Ys1-c
Yp1-c
Y1-c
1343
1344
Ycm-a
Ysm-a
Ypm-a
Ym-a
Ycm-b
Ysm-b
Ypm-b
Ym-b
modm
Ycm-c
Ysm-c
Ypm-c
Ym-c
Ys(m+1)-a


0 2 MAR 2005



(a) Mode = Low
(b) Mode = High
Ys0-c
Ys1-a
Ys1-b
Ys1-c
Ys2-a
Yp0-c
Yp1-a
Yp1-b
Yp1-c
Y0-c
Y1-a
Y1-b
Y1-c
Mod1
Mod2
1H
Yc1-a
Yc1-b
Yc1-c
Yc2-a
Yc2-b
Yc2-c



Vbk(+)
Vwt
Vbk(-)
Mode
142
Y0-c
Yc1-a
Y1-a
1432
1441
1414
1434
VLC1-a
118
1416
1443
140
1412
1424
1422
Yc1-b
Y1-b
1432
1441
1414
1434
VLC1-b
118
1416
1443
140
1412
1424
1422
Yc1-c
Y1-c
1432
1441
1414
1434
VLC1-c
118
1416
1443
140
1412
1424
1422
FIELD


(a) Mode = Low
(b) Mode = High
1V
1H
Y0-c (Yc1-a)
Y1-a (Yc1-b)
Y1-b (Yc1-c)
Y1-c (Yc2-a)
FIELD
Y0-c
Y1-a
Y1-b
Y1-c
FIELD
Vbk(+)
Vwt
Vbk(-)
VLC1-a
VLC1-b
VLC1-c
VLC2-a



180
SHIFT REGISTER
183
(LSB)
Data
a
b
c
d
181
Xs1
Xs2
Xsn
184
1-LATCH-1
1-LATCH-2
1st LATCH CIRCUIT
1-LATCH-n
185
LP
Vwt
Mode
1860
2nd LATCH CIRCUIT
186
DDS
187
188
114
115
D1
A1
D2
A2
Dn
An



1860
(LSB)
a b c d
LP
2-LATCH-j
1861
C-LATCH
CLKs
1864
b-LATCH
1863
a-LATCH
1862
DAC
1865
Vwt
1867
1868
Mode
Dj
Aj



190
A1
A2
A3
An
115
197
DDS
191
195
Vid
(RCs)
Xt1
Xt2
Xt3
Xtn
193
SHIFT REGISTER


Mode = Low (DATA WRITE)
Data
1-1
1-2
1-3
1-4
1-5
1-6
1-n
2-1
2-2
2-3
2-4
2-5
2-6
2-n
3-1
3-2
Xs1
Xs2
Xsn
1-LATCH-1
1-LATCH-2
1-LATCH-n
LP
2-LATCH-1
2-LATCH-2
2-LATCH-n
CLKs
D1
a
b
c
a
1H
G1-a
(Y1-a)
G1-b
(Y1-b)
G1-c
(Y1-c)
G2-a
(Y2-a)


Mode = Low


1V
1H
1H
VLCi-a
Vbk(+)
Yci-a
Vwt
Vbk(-)
VLCi-b
Vbk(+)
Yci-b
Vwt
Vbk(-)
VLCi-c
Vbk(+)
Yci-c
Vwt
Vbk(-)
Pix(i,j)-a : BLACK
Vbk(+)
Vwt
Vbk(-)
Pix(i,j)-b : WHITE
Vbk(+)
Vwt
Vbk(-)
Pix(i,j)-c : BLACK
Vbk(+)
Vwt
Vbk(-)



Mode = High, DDS=Low
Data
1-1
1-2
1-3
1-4
1-5
1-6
1-n
2-1
2-2
2-3
2-4
2-5
2-6
2-n
3-1
3-2
Xs1
Xs2
Xsn
1-LATCH-1
1-LATCH-2
1-LATCH-n
LP
2-LATCH-1
2-LATCH-2
2-LATCH-n
1H
Yc1-a
Yc1-b
Yc1-c
Yc2-a



Mode = High, DDS=High
Vid
1-1
1-2
1-3
1-4
1-5
1-6
1-n
2-1
2-2
2-3
2-4
2-5
2-6
2-n
Xt1
Xt2
Xtn
1H
Yc1-a
Yc1-b
Yc1-c
Yc2-a


Mode = High



1V
1H
1H
Yci-a
Vwt
Yci-b
Vwt
Yci-c
Vwt
NEAR-BLACK LEVEL
NEAR-WHITE LEVEL
Pix(i,j)-a
Vwt
Pix(i,j)-b
Vwt
Pix(i,j)-c
Vwt

0 2 MAR 2005


120a
120b
120c
118
119
112
113
120
118
119
112
113
114
114
114
115
115
115


Dj
Aj
Yci-a
Gi-a
112
113
1231
1233
120a
114
Cm-a
1232
1218
115
105
Cs-a
108
VLCi-a
Vsg
118
119
Yci-b
Gi-b
112
113
1231
1233
120b
Cm-b
1232
1218
105
Cs-b
108
VLCi-b
Vsg
118
119
Yci-c
Gi-c
112
113
1231
1233
120c
Cm-c
1232
1218
105
Cs-c
108
VLCi-c
Vsg
118
119
(Aj)


2100
2106
2108
2102
2112
100R
2114
100G
R
G
B
2108
100B
2121
2124
2122
2123
2106
2106
2120


2200
100
2202
2204

0 2 MAR 2005

