

9901357-5
190515




PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H04N 3/14, 5/228, 5/235, 5/335		A1	(11) International Publication Number: - WO 98/15115
			(43) International Publication Date: 9 April 1998 (09.04.98)
(21) International Application Number: PCT/US97/15221 (22) International Filing Date: 27 August 1997 (27.08.97) (30) Priority Data: 08/720,563/ 30 September 1996 (30.09.96) US (71) Applicant: INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US). (72) Inventor: TREVINO, Roy; 3161 S. Rosemary Drive, Chandler, AZ 85248 (US) (74) Agents: TAYLOR, Edwin, H. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025 (US).		(81) Designated States: AL, AM, AT, AT (Utility model), AU (Petty patent), AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), EE, EE (Utility model), ES, FI, FI (Utility model), GB, GE, GH, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (Utility model), SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG). Published With international search report.	

(54) Title: METHOD AND APPARATUS FOR CONTROLLING EXPOSURE OF A CMOS SENSOR ARRAY



(57) Abstract

An apparatus for controlling a CMOS sensor array (2) containing a first CMOS sensor cell (cell 0), including a first logic circuit (30) for receiving a clock signal (clock) and generating a first address; a second logic circuit (36) coupled to the first logic circuit for receiving the first address and generating a reset signal to the first CMOS sensor cell based on the first address; a third logic circuit (34) coupled to the first logic circuit for receiving the first address and calculating a read delay based on the first address and an offset value; and a fourth logic circuit (32) coupled to the first logic circuit for generating a read address signal to the first CMOS sensor cell after the read delay.