

REPLACE SHEETS		SG
☒	Description : paged 1 to paged 10	
☒	Claim(s) : paged 11 to paged 13	
☒	Drawing(s) : paged 14 to paged 15	
☒	Abstract : paged 16 to paged 17	
DATE		

902425-2 100

RCA 87,075

CLOCK APPARATUS FOR A COMPRESSED VIDEO SIGNAL

5 This invention relates to a method and apparatus for providing a clock signal at a signal decompression apparatus, which clock signal is substantially frequency locked to a clock signal at an encoding apparatus.

Compressed video signal generation and transmission systems may operate on several levels of synchronization or perhaps more properly called asynchronization. For example the
 10 actual compression apparatus will be synchronized, at least in part to the vertical frame rate of the source video signal, and it may also be synchronized to the color subcarrier. Once the video signal is compressed and formed into a particular signal protocol, such as
 15 MPEG 1, it may be further processed into transport packets for transmission. The transport packets may be time division multiplexed with packets from other video or data sources. The packetizing and multiplexing may or may not be done in a mutually synchronous fashion, which may or may not be synchronous with the compression operation. The transport
 20 packets (whether multiplexed or not) may thereafter be supplied to a modem for transmission of the data. The modem may or may not operate synchronously with the prior mentioned systems.

At the receiver of a fully multiplexed transmitted compressed signal, it is usually necessary that the various
 25 subsystems operate synchronously with their inverse function counterpart elements at the encoding end of the system. Synchronous operation in this case, in general, may mean that the respective subsystems operate extremely close to the same frequencies as their counterpart subsystems. For example, the
 30 decompressor should provide video signal at the same frame rate as provided by the video signal source at the compressor, and synchronized with associated audio. Synchronization of the video/audio decompression portion of the system may be accomplished by inserting, at the encoder, presentation time
 35 stamps within the compressed video/audio signals, that indicate the relative times of production/reproduction of respective segments of signal. Such presentation time references, PTR's, may be used to compare the timing of associated audio and video

This Sheet Has Been Replaced



signals for synchronization purposes and for proper sequencing and continuity.

The receiver modem must of course operate at the precise frequency as the transmitting modem. Receiver modems typically include phase locked loops responsive to the transmitted carrier frequencies for generating synchronous clock signals.

Synchronization of the multiplexing and or transport packetizing apparatus tends to be somewhat more complicated for two reasons. The first is that multiplexed data may be arriving sporadically. The second is that rate buffering is usually employed between the modem and the decompressor, and provision must be made to insure that the rate buffer neither overflows nor underflows with the constraint that the buffer be kept as small as practical to minimize manufacturing cost.

The present invention is apparatus for developing synchronization of an intermediate layer of signal such as the transport or multiplex layer of a multi-layered compressed video signal. At the encoding end of the system a modulo K counter is clocked responsive to a system clock, and the count valued is embedded in the signal at the transport layer according to a predetermined schedule. At the receiving end of the system a similar counter is responsive to a controlled receiver clock signal and the count value of this counter is sampled at the arrival of the count values embedded in the transport layer. The differences of successive sampled count values of the receiver counter are compared with the differences of corresponding successive values of the embedded count values in the transport layer to provide a signal to control the receiver clock signal.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGURE 1 is a block diagram of a compressed video encoding/decoding system incorporating clock recovery apparatus embodying the present invention.

FIGURE 2 is a block diagram of signal multiplexing apparatus useful in representing the development of multiplexed data from different sources.



FIGURES 3 and 5 are block diagrams of alternative embodiments of clock recovery apparatus for use with transmitted compressed video data.

5 FIGURE 4 is a block diagram of signal multiplexing apparatus including a system for augmenting timing references included within the multiplexed signal.

FIGURES 6 and 7 are pictorial diagrams of a transport block and an auxiliary signal transport block.

10 FIGURE 8 is a flow chart of the operation of the transport processor of FIGURE 2.

FIGURE 1 illustrates a typical system in which the invention may be practiced, which system is a compressed digital video signal transmission arrangement. In this system, video
15 signal from a source 10 is applied to a compression element 11 which may include a motion compensated predictive encoder utilizing discrete cosine transforms. Compressed video signal from the element 11 is coupled to a formatter 12. The formatter
20 arranges the compressed video signal and other ancillary data according to some signal protocol such as MPEG, a standard developed by the International Organization for Standardization (Organisation Internationale De Normalisation). The standardized signal is applied to a transport processor 13, which divides the
25 signal into packets of data and adds certain other data to provide some noise immunity for the transmission purposes. The transport packets, which normally occur at a non-uniform rate are applied to a rate buffer 14 which provides output data at a relatively constant rate conducive to efficient use of a relatively narrow bandwidth transmission channel. The buffered data is
30 coupled to a modem 15 which performs the signal transmission.

A system clock 22 provides clocking signal to operate much of the apparatus, at least including the transport processor. This clock will operate at a fixed frequency such as 27 MHz for example. As shown herein, however, it is used to generate timing
35 information. The system clock is coupled to the clock input of a counter 23 which may be arranged to count modulo 2^{30} , for example. The count values output by the counter are applied to two latches 24 and 25. The latch 24 is conditioned by the video



source to latch count values on the occurrence of respective frame intervals. These count values are denoted presentation time stamps, PTR's, and are included in the compressed video signal stream by the formatter 12, and are used by the receiver to
5 provide lip-synchronization of associated audio and video information. The latch 25 is conditioned by the transport processor 13 (or the system controller 21) to latch count values according to a predetermined schedule. These count values are denoted program clock references, PCR's, and are embedded as
10 auxiliary data within respective auxiliary transport packets.

The system controller 21 is a variable state machine programmed to coordinate the various processing elements. Note that the controller 21, the compressor 11 and the transport processor 13, may or may not operate synchronously via a
15 common clocking arrangement as long as proper intercommunication is provided between processing elements.

Elements 16-26 of FIGURE 1 comprise a receiving end of the transmission system wherein the modem 16 performs the inverse function of the modem 15 and the rate buffer 17
20 performs, in effect, the inverse function of the rate buffer 14. Data from the rate buffer 17 is applied to an inverse transport processor 18, which provides compressed video signal according to the system protocol to the decompressor 19. The decompressor, responsive to the compressed video signal
25 generates non-compressed video signal for display on the device 20, or for storage etc., in an appropriate device.

The inverse processor 18 also provides PCR's from the auxiliary transport data, and control signals to a system clock generator 27. The clock generator responsive to these signals
30 generates a system clock signal synchronous with at least the transport processor operation. This system clock signal is applied to the receiver system controller 26 to control the timing of appropriate processing elements.

Refer to FIGURE 2 which illustrates apparatus which
35 may be included in the transmission modem 15 for example. The modem may receive data from a plurality of sources, which data is all to be transmitted on a common transmission channel. This may be accomplished by time division multiplexing of the various



signals from the various sources. In addition the multiplexing may be layered. For example video programs, P_i , may be generated in different studios, and coupled to a first multiplexer 55. These programs are time division multiplexed according to known techniques and provided as a source signal S_1 .

The signal S_1 , and other source signals S_i , from other sources are applied to a second layer multiplexer 56, wherein the signals S_i are time division multiplexed according to known techniques and predetermined scheduling. Finally, within the respective programs themselves, there may be a further form of multiplexing. This multiplexing may take the form of commercials inserted into program material or of stored material inserted between segments of live production material. In these latter cases it is presumed that the commercials or stored material has been pre-encoded with respective PTR's and PCR's. In this instance the PTR's and PCR's of the stored material will be unrelated to the real time PTR's and PCR's of the live material. Regarding the PTR's, this will typically not create problems because the video signal will include parameters instructing the decompressor to re-initialize to new signal. Conversely the lack of correlation between the stored and real time PCR's may totally disrupt the rate buffer-inverse transport processor elements of a receiver system do to loss of synchronization.

In FIGURE 2 it is assumed that the transport processor 53 includes a multiplexing apparatus similar in operation to the distinct multiplexers 55 and 56.

A further problem exists within a multiplexed system. In order not to lose data at respective multiplexing sites if data concurrently arrives from a plurality of sources, it is necessary to provide a degree of signal buffering within the multiplexers. These buffers will impose a delay $T \pm \delta t$, where δt represents a jitter component. Assume a program transits 100 multiplexers (an exaggerated number to accentuate the problem), and each multiplexing adds 1 sec. $\pm 1 \mu\text{sec.}$ of delay. The end to end delay is 100 sec. $\pm 100 \mu\text{sec.}$ of delay. The 100 seconds of delay is of little consequence to the decompressor because the compressed video and thus the PTR's have undergone the same delay. The $\pm$



100 μ sec. of jitter must be accommodated or else the decoder buffer may overflow or underflow.

Figure 3 illustrates a first embodiment of a receiver clock regenerator. In this embodiment, the transport processor may be located ahead of the rate buffer 17, in the signal path, to eliminate variable delays which may be incurred in the receiver rate buffer. Data from the receiver modem is coupled to an inverse transport processor 32, and an auxiliary packet detector 31. The inverse transport processor 32 separates transport header data from the respective transport packet payloads. Responsive to the transport header data, the processor 32 applies video signal payloads (designated here as service data 1) to, for example, decompression apparatus (not shown), and auxiliary data (designated as service data 2) to the appropriate auxiliary data processing elements (not shown). The PCR's residing within the auxiliary data are routed and stored in a memory element, 34.

The auxiliary packet detector 31, which may be a matched filter arranged to recognize the codewords designating an auxiliary transport packet containing a PCR, produces a control pulse on the occurrence of transport packets containing such data. The control pulse is utilized to store within a latch 35, the count value currently exhibited by the local counter 36. The local counter 36 is arranged to count pulses provided by a e.g., voltage controlled oscillator 37. The counter 36 is arranged to count modulo the same number as its counterpart counter in the encoder (counter 23).

The voltage controlled oscillator 37 is controlled by a low pass filtered error signal provided by a clock controller 39. The error signal is generated in the following fashion. Let the PCR arriving at time n be designated PCR_n and the count value concurrently latched in latch 35 be designated L_n . The clock controller reads the successive values of PCR's and L's and forms an error signal E proportional to the differences

$$E \Rightarrow |PCR_n - PCR_{n-1}| - |L_n - L_{n-1}|$$

The error signal E , is utilized to condition the voltage controlled oscillator 37 to a frequency tending to equalize the differences. The error signal produced by the clock controller 39 may be in the form of a pulse width modulated signal, which may be rendered



to an analog error signal by implementing the low pass filter 38 in analog components.

The constraints on this system are that the counters at the two ends of the system count the same frequency or even multiples thereof. This requires that the nominal frequency of the voltage controlled oscillator be fairly close to the frequency of the frequency of the system clock of the encoder.

The foregoing approach provides rather rapid synchronization but may introduce a long term error. Long term error LTE is proportional to the difference

$$LTE \Rightarrow |L_n - L_0| - |PCR_n - PCR_0|$$

where PCR_0 and L_0 are for example the first occurring PCR and the corresponding latched value of the receiver counter. Nominally the error signals E and LTE will vary in discrete steps. As such, once the system is "synchronized" the error signal will dither one unit about the null point. The preferred method of synchronization is to initiate control of the voltage controlled oscillator using the error signal E until a one unit dither occurs in the error signal E, and then to switch to the use of the long term error signal LTE to control the voltage controlled oscillator.

In order to accommodate the delays, $T \pm \delta t$, incurred in the multiplexing process, the transport processor at the encoder creates an auxiliary field within an auxiliary transport packet which contains information relating to variable delays. Provision is made for modifying this variable delay information at respective multiplexing locations. Refer to FIGURES 6 and 7. FIGURE 6 illustrates pictorially a transport packet of the type used in the High Definition Television System developed by the Advanced Television Research Consortium. This transport packet includes a prefix which contains, among other things, a general identifier to indicate to which service the payload contained within the packet is related. The field CC is a continuity check value included for error check purposes. The HD field is a service specific header which specifically defines the payload. For example, if the particular service is designated to provide television programming, respective payloads of the transport packets of that service type may include audio data, video data, or



related auxiliary data. The HD field thus indicates the particular payload type for the particular packet.

FIGURE 7 illustrates a transport packet which includes auxiliary data. The payload of an auxiliary transport packet may include one or more auxiliary groups, depending on the amount of data included in respective groups and the current system requirements. In the transport packet illustrated in FIGURE 7 there are two auxiliary groups containing data related to the program clock reference, AUX1 and AUX2. The auxiliary group AUX1 includes data related to variable delays and the group AUX2 includes the PCR per se'. The respective groups include an auxiliary group prefix and an auxiliary data block. The prefix includes the fields MF, CFF, AFID, and AFS. The field MF is a 1-bit field which indicates whether the data in the packet is modifiable (1 if modifiable 0 if not). CFF is a 1-bit field which indicates whether auxiliary data is defined for this group. AFID is a 6-bit field which identifies the type of auxiliary data contained in the group, e.g., time code, scramble key, copyright, etc. AFS is an 8-bit field defining the number of bytes of auxiliary data contained in the group.

The AUX1 group is shown as being modifiable and the AUX2 group is shown as not being modifiable. AUX2 data is shown to be PCR data i.e. the program clock reference. The AUX1 data is indicated as DPCR data which is an acronym herein for differential program clock reference. The PCR data is captured under control of a scheduler which controls the transport processor in the encoder. DPCR data is captured as will be described with reference to FIGURE 4.

The FIGURE 4 apparatus is exemplary apparatus of a portion of one of the multiplexer circuits shown in FIGURE 2. Associated with respective input busses is a buffer store 67 which may be a FIFO. Data is stored therein when program data arrives and the multiplexer is currently accessing a different input bus. Thereafter, according to the scheduling of the multiplexer, the program data is read from the buffer store 67.

Respective transport packets of the program data include auxiliary groups containing PCR and DPCR data. Note that the value of the PCR data is determined relative to the timing of



- the transport packet containing the auxiliary timing information. This PCR data, when output by the multiplexer, may be in error by virtue of any delays incurred due to contention of signals in the multiplexing process. The delay time $T \pm \delta t$ taken to transit
- 5 the buffer store is used to modify the DPCR data to subsequently correct such errors. An auxiliary packet detector, 61, arranged to detect the occurrence of transport packets containing DPCR data, is coupled to the program data input bus. This detector functions to reset and enable a counter 62 to count pulses of a local clock 60.
- 10 The local clock 60 may be a crystal oscillator having a frequency which is very close to the encoder system clock frequency, or it may be frequency locked to the encoder clock as per the operation of the FIGURE 3 or 5 apparatus. A further auxiliary packet detector 63 is coupled to the output bus of the buffer store 67,
- 15 and is arranged to store current count value output the counter 62 in the latch 68 when the auxiliary packet containing the DPCR data emerges from the buffer. At this time the output of the counter will exhibit a count value, in units of cycles of the clock frequency, of the transit time through the buffer of the particular packet.
- 20 Note, if a plurality of auxiliary packets are likely to occur in close proximity, such that more than one may be concurrently transiting the buffer 67, the auxiliary packet detectors must be arranged to detect and respond to the first occurring packet.
- The auxiliary packet detector 61 also provides a
- 25 control signal which is applied to condition a latch 64 to store the DPCR value contained within the auxiliary packet. This value is applied to one input port of an adder 65. The local count value stored in the latch 68 is applied to the second input port of the adder 65. The adder 65 sums the DPCR data from the current
- 30 auxiliary packet with the local count value to provide an updated DPCR value DPCR'. The program data from the buffer 67 and the output of the adder 65 are coupled to respective input ports of a 2-to-1 multiplexer 66. The multiplexer 66 is conditioned by the auxiliary packet detector 63 to normally pass the program data.
- 3.5 However when the DPCR data contained in the program data emerges from the buffer, the multiplexer 66 is conditioned to pass the updated DPCR' data from the adder, and then switch back to passing data from the buffer 67.



When the multiplexer 66 is conditioned to pass data from the adder, the output signal from the adder corresponds to the sum of the DPCR data contained in the auxiliary packet plus the count value in the counter 62 when the DPCR data emerges from the buffer. The data substituted for the DPCR data by the multiplexer 66 is thus the prior DPCR data corrected for its transit time in the buffer 67. Note, it is recommended that the auxiliary packet detector be programmed to only change program data in accordance with the appropriate modifier flags, MF, of the auxiliary groups.

Referring back to FIGURE 2, the transport processor 53 will establish the DPCR auxiliary groups and normally insert a zero value for the DPCR data corresponding to new programs. Recall however, that stored data from the digital storage media 51 may be inserted between segments of live data, and that the stored data may be pre-encoded with PCR and DPCR codes. When the transport processor 53 is to insert stored data between segments of live data, it accesses the PCR code of the stored data and subtracts this PCR value from the count value currently exhibited by the counter 23 and/ or latch 25. The transport processor then adds this difference to the DPCR value in the auxiliary packets of the stored data. The new DPCR values in the stored data inserted between live data now contains a reference to current time. This process is illustrated in the flow chart of FIGURE 8. which is self explanatory.

The use of the DPCR data in a receiver is illustrated in FIGURE 5. In FIGURE 5 elements designated with the same numerals as elements in FIGURE 3 are similar and perform similar functions, except that the function of element 32 has been modified. The modification involves including adder 45 arranged to sum the corresponding PCR and DPCR values arriving in associated auxiliary groups. The sums provided by the adder correspond to the original PCR value augmented by any transit delays incurred in multiplexing for example. The sums are placed in memory 46 where they are available to the clock controller 39 as corrected PCR' values for system clock synchronization.



**CLAIMS:**

1. Video signal compression apparatus characterized by:

- a source (10) of video signal;
- a source (22) of a clock signal;
- a counter (23) for counting said clock signal modulo N,

where N is an integer;

means (24) for selecting ones of count values provided by said counter as Presentation Time references, which Presentation Time references are associated with predetermined segments of said video signal;

compression means (11,12) for compressing said video signal and hierarchically formatting compressed video data with said Presentation Time references included;

means (13,25) for periodically selecting further count values provided by said counter as Program Clock References;

a transport processor (13) coupled to receive formatted compressed video data including said Presentation Time references from said compression means, for segmenting said compressed video data into transport packets including transport headers and wherein said Program Clock References are included in ones of said transport packets; and

means (14,15) for conditioning said transport packets for transmission.

2. The apparatus set forth in Claim 1, characterized in that said transport processor includes means for determining instances when said Program Clock References are to be selected by said means for periodically selecting further count values.

3. The apparatus set forth in Claim 1, characterized in that said transport processor forms transport packets of compressed video data and auxiliary transport packets including said Program Clock References, and includes means for interspersing said auxiliary transport packets with transport packets of compressed video data.





4. Apparatus for synchronizing at least a portion of a compressed video signal receiving system which processes a compressed video signal occurring in transport packets of compressed video signal interspersed with transport packets which include count values periodically obtained from a counter arranged to count modulo M, pulses of an encoding system clock where M is an integer, said apparatus characterized by:

a source (17) of transport packets including compressed video transport packets and transport packets which include said count values;

a controlled oscillator (37), responsive to a control signal, for providing a receiver system clock;

a receiver counter (36) arranged to count pulses of said receiver system clock modulo M;

means (31,55), responsive to the occurrence of transport packets which include said count values, for storing count values output by said receiver counter; and

means (38,39) responsive to the differences of count values in successively occurring transport packets which include said count values, and differences in corresponding successively stored count values output by said receiver counter for generating a control signal, E, for controlling said controlled oscillator.

5. The apparatus set forth in claim 4, characterized in that said means for generating said control signal, E, includes means for calculating said control signal, E, proportional to:

$$E = f(|PCR_n - PCR_{n-1}| - |RCV_n - RCV_{n-1}|)$$

where PCR_n and PCR_{n-1} are successive count values occurring in transport packets and RCV_n and RCV_{n-1} are corresponding stored count values output by said receiver clock.





RCA 87,075

6. The apparatus set forth in claim 5, characterized in that said means for generating said control signal, E, further includes:

means for storing count values PCR_0 and RCV_0 which correspond to a count value occurring in a transport packet occurring at system start up and a corresponding receiver count value respectively;

means for calculating a control signal, E', proportional to:

$$E' = f(|PCR_n - PCR_0| - |RCV_n - RCV_0|)$$

means for selectively providing said signals E or E' as control signals for controlling said controlled oscillator.

This Sheet Has Been Replaced

