

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
8 May 2003 (08.05.2003)

PCT

(10) International Publication Number
WO 03/038995 A1

(51) International Patent Classification⁷: **H03F 3/72, 3/60**

(21) International Application Number: PCT/US02/34803

(22) International Filing Date: 29 October 2002 (29.10.2002)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
10/039,936 31 October 2001 (31.10.2001) US

(71) Applicant: **QUALCOMM INCORPORATED** [US/US];
5775 Morehouse Drive, San Diego, CA 92121 (US).

(72) Inventors: **KLAREN, Jonathan**; 12062 Sepia Court,
San Diego, CA 92128 (US). **PERSICO, Charles, J.**; P.O.
Box 7159, Rancho Santa Fe, CA 92067 (US). **WALTER,
Scott**; 11815 Arbor Lake Way, San Diego, CA 92131
(US). **CHAN, Paul, L.**; 814 Nardo Road, Encinitas, CA
92024 (US).

(74) Agents: **WADSWORTH, Philip, R.** et al.; Qualcomm In-
corporated, 5775 Morehouse Drive, San Diego, CA 92121
(US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU,
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU,
CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH,
GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC,
LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW,
MX, MZ, NO, NZ, OM, PH, PL, PT, RO, RU, SD, SE, SG,
SI, SK, SL, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC,
VN, YU, ZA, ZM, ZW.


(84) Designated States (*regional*): ARIPO patent (GH, GM,
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW),
Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM),
European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE,
ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, SK,
TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ,
GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: **BALANCED POWER AMPLIFIER WITH A BYPASS STRUCTURE**



(57) **Abstract:** A balanced power amplifier circuit arrangement comprises a driver amplifier stage (22) adapted to receive and amplify a signal. The amplified signal is input to a first coupler (26). The first coupler (26) produces an in-phase signal and an out-of-phase quadrature signal. A first power amplifier (38) receives and amplifies the in-phase signal. A second power amplifier (40) receives and amplifies the out-of-phase signal. A first switch (28) alternately connects an isolated port of the first coupler to ground (32) or a bypass path (36). A second coupler (42) receives and combines the amplified in-phase signal and the amplified out-of-phase signal to produce a combined signal. A second switch (30) alternately connects an isolated port of the second coupler (42) to either ground (34) or the bypass path (36). When the power amplifiers (38, 40) are powered down, the first coupler (26) splits the RF-signal into an in-phase signal and an out-of-phase signal. The power amplifiers (38, 40) appear as reflective impedances to the signal when they are powered down. Each signal reflects off the first and second power amplifiers (38, 40), respectively. The first coupler (26) combines the reflected signals and routes the combined signal through the bypass path (36) to the second coupler (42). The second coupler (42) splits the signal into an in-phase and out-of-phase signal and routes each to the power amplifiers (38, 40). The power amplifiers (38, 40) reflect each signal back to the second coupler (42). The second coupler (42) combines the signals and routes the combined signal to the RF-output port. The circuit arrangement enables the integration of the balanced amplifier and first and second couplers (26, 42) into a single power amplifier package to provide low power bypassing without the need of an external circulator component.



WO 03/038995 A1