

Event-driven spiking convolutional neural network

Specification

The invention relates to an event-driven spiking convolutional neural network, a
5 computer program for controlling the event-driven-spiking convolutional network and
a memory mapper for an event-driven convolutional neural network.

Convolutional neural networks (CNNs) and corresponding chip architectures for
efficient execution of CNN tasks are known in the art.

A specific class of CNNs comprises spiking convolutional networks (sCNNs)
10 that mimic the function of biological neurons with regard to their discontinuous
signaling behavior in form of electric spikes that are generated, when a certain
membrane potential of the neuron is reached, which stands in contrast to
conventional CNNs that provide a continuous output upon any input, which renders
them less energy efficient than sCNNs.

15 In turn, while sCNNs are mathematically well-described, the implementation in
dedicated hardware is not known. SCNNs that are implemented on a general-
purpose processor lose their advantage of the specific mode of data processing and
are thus comparably slow or associated to a particularly high memory requirement.

However, as of now no dedicated electronic circuits exist that are specifically
20 designed for operating a sCNN.

A general (not necessarily convolutional) neural network is taught by the IBMs “true
north” chip architecture (US 2014/0032465 A1) based on a so-called cross-bar
architecture that provides the ability to interconnect each neuron to each other
neuron of a neural network in almost any fashion. However, this comes at the
25 expense of an extremely large memory requirement, as each connection between
the neurons carries an associated weight. Thus, as each neuron is interconnected
with all other neurons, the memory requirements for the weight matrix comprising all
weights scales approximately with the number of neurons square, which becomes
quickly unfeasible.

30 Moreover, apart from the true north architecture, the known processors for CNNs
operate in a frame-based fashion, which is an opposite mode of signal processing
(frame-based vs event-based) of what would be advantageous when dealing with
sCNNs.

This embodiment allows for adapting a serial bus connection to the neuron module and a serial bus connection from the neuron module, while at the neuron module, parallel processing is facilitated.

According to another embodiment of the invention, each layer further comprises a
 5 bias module comprising an associated bias memory and particularly a bias interface
 connected to the associated bias memory, wherein the associated bias memory is
 configured to store bias values in bias addresses, wherein the bias module is
 connected to the neuron module and wherein the bias module is configured to
 provide in particularly predefined time-intervals bias values to the neuron module,
 10 wherein the neuron module, is configured to update the neuron states of all neurons
 in at least one output feature map based on the received bias values.

The bias interface, similar to the kernel interface is configured to address the memory
 in order to receive and particularly process the bias values.

The bias module is particularly not connected to the memory mapper. Thus, the bias
 15 memory provides bias values to the neuron module, and particularly to at least one
 output feature map independent of the information comprised in an incoming spike
 event.

According to another embodiment of the invention the neuron module is configured

- to receive a neuron address and a kernel value, and particularly a bias value,
 20 particularly from the kernel module and/or the bias module, and particularly to
 distribute the neuron address, the kernel value and the bias value to one of the
 neuron sub-interfaces,
- to read a neuron state of the received neuron address, particularly from the
 associated neuron memory,
- 25 - to update the read neuron state with the received kernel value and/or
 particularly with the received bias value, particularly on the neuron sub-
 interface,
- to compare the updated neuron state with at least one threshold value,
 particularly stored in and accessible from a threshold register, particularly
 30 wherein the register is programmable with the at least one threshold value,
- upon reaching the at least one threshold value, to generate a spike event that
 is particularly provided to the destination mapper, particularly via the merger
 module, and to reset the updated neuron state to a reset neuron state,

- to write the updated, i.e. particularly the reset neuron state to the received neuron address of the associated neuron memory.

The sCNN can comprise for example two threshold values for each neuron, a lower and an upper threshold value.

- 5 When a spike event is generated by the neuron, said neuron state is set to a reset neuron state. The reset neuron state can be for example zero or equal to a difference between the updated neuron state and the threshold.

Thus, the neuron module, particularly the neuron sub-interfaces are configured to perform the calculations necessary to update the neuron states of the neurons to
10 which an incoming spike event projects to with the applicable kernel values particularly in a parallel fashion. The neuron module therefore comprises the necessary electronic circuits to perform such a task.

According to another embodiment of the invention, the neuron module comprises a plurality of neuron sub-interfaces with the associated neuron memories for parallel
15 accessing the determined neuron addresses, wherein the neuron module is configured to distribute a plurality of received neuron addresses particularly by means of the neuron router module to the plurality of neuron sub-interfaces, wherein each neuron sub-interface in connection with its associated memory sub-block is configured to process received neuron addresses and kernel values.

- 20 This embodiment allows for the parallel processing of the neurons that are to be updated with the kernel values.

As particularly the reading and writing from the associated neuron memory is a comparable slow process, when for example a conventional memory storage such as a random-access memory is used, the processing time is reduced by parallelizing this
25 step.

This embodiment particularly allows for a real-time processing of incoming spike events, even at high data rates.

According to another embodiment of the invention, the kernel interface comprises a plurality of kernel read/write interfaces for parallel accessing kernel memory sub-
30 blocks comprised in the associated kernel memory, wherein the kernel interface is configured to distribute received kernel addresses particularly by means of a kernel interface router system to the plurality of kernel read/write interfaces and to collect kernel values received from the kernel memory sub-blocks.

This embodiment solves the problem of accelerating comparable slow read and write processes in conventional memory storages, such that the sCNN is particularly capable of real-time processing, even at high data rates.

5 The term “real-time” processing or operation is particularly characterized in that the average processing rate of incoming spike events by the sCNN is equal to the average rate of incoming spike events in the SCNN, such that a memory overflow is avoided.

10 According to another embodiment of the invention, the memory mapper is configured to execute the following sequence of operations in order to determine the kernel addresses of the applicable kernel values and the neuron coordinates with the corresponding neuron addresses to be updated, when a spike event is received by the memory mapper, the spike event comprising or consisting of an information about a coordinate (x, y) of the spike event in a source feature map, and particularly a channel identifier (c) , the neuron coordinate particularly comprising an x-identifier and y-
15 identifier:

- particularly zero padding $(x+p_x, y+p_y)$ the coordinate (x,y) of the spike event with a predefined offset (p_x, p_y) provided by and stored in a register,
- from the coordinate (x,y) , particularly from the zero-padded coordinate $(x+p_x, y+p_y)$, computing a neuron anchor coordinate (x_0, y_0) to which the
20 spike event projects to, and a corresponding kernel anchor coordinate (x_0^k, y_0^k) of the at least one kernel (f) , wherein the kernel anchor coordinate (x_0^k, y_0^k) is indicative of a kernel coordinate (f, x_0^k, y_0^k) for each of the at least one kernel (f) , particularly wherein the neuron anchor coordinate is associated to an output feature map,
- 25 - starting from the neuron anchor coordinate and the kernel anchor coordinate, determining all neuron coordinates (f, x, y) that are to be updated and all kernel coordinates (c, f, x^k, y^k) of the applicable kernel values particularly by processing information on an output feature map size (H,W) , a stride size (s_x, s_y) and/or a kernel size (H_k, W_k) that are provided
30 by a register,
- determining from the determined neuron coordinates (f,x,y) and the kernel coordinates with the applicable kernel values particularly compressed neuron addresses and kernel addresses,

- providing the determined neuron and kernel addresses to the kernel module and/or the neuron module.

The source feature map is particularly an output feature map of a layer of the sCNN from which the spike event has been received.

- 5 Padding the coordinate from the incoming spike event particularly solves the problem of convolving spike events at a border of the feature map. The offset (p_x , p_y) is particularly comprised in a programmable register.

A register in the context of the current specification particularly refers to a memory device that in comparison to a memory such as the neuron memory or the kernel
10 memory provides faster reading and writing of the stored data. Thus, the sCNN according to the invention comprises registers particularly for storing information that is accessed frequently.

The offset values are accessed each time a spike event is received by the layer. Therefore, the offset is stored in a register that is electronically connected to or
15 comprised by the memory mapper.

The neuron anchor coordinate addresses for example a neuron located at a corner of a projection window to which the spike event projects in the output feature map. A projection window is particularly given by a kernel size, e.g. its dimensions in x and y, a stride size for convolution and potentially other factors. The neuron anchor
20 coordinate particularly serves the purpose of defining a starting point in the output feature map for convolution, particularly for a sweep operation that sweeps the kernel over the determined neuron addresses for updating the neuron states of these neurons. The sweeping of the kernel over the output feature map particularly depends on the stride size of the convolution.

- 25 The kernel anchor coordinate is particularly a coordinate of a kernel value that is located in a corner or close to a corner of the kernel. The kernel anchor coordinate serves the purpose of defining a starting point for determining all applicable kernel values. This is particularly important for stride size larger than one.

The kernel anchor coordinate particularly depends on the stride size, the kernel size
30 and potentially other factors.

Once the neuron anchor coordinate and the kernel anchor coordinate are determined, a starting point for computing the neurons that are affected by the convolution with the applicable kernel values is generated.

From the starting point defined by the neuron anchor coordinate and the kernel anchor coordinate, all neuron coordinates (f, x, y) that are to be updated, i.e. all neurons to which the spike event projects to, and all kernel coordinates (c, f, x^k, y^k) of the applicable kernel values are determined particularly by processing information on
 5 an output feature map size (H, W) , a stride size (s_x, s_y) and/or a kernel size (H_k, W_k) that are provided by a register.

The parameters needed for determining the neuron coordinates to be updated, are particularly stored in a register that provides fast read and write speeds as compared to conventional memory storages.

10 From the neuron coordinates that particularly refer to a location in an output feature map, neuron addresses are determined, the latter particularly referring to a memory address in the neuron memory.

Once the neuron addresses and the kernel addresses are determined by the memory mapper, these addresses are provided to the kernel module, particularly to the kernel
 15 interface, where the applicable kernel values are received and send to the neuron module, where the neuron states of the determined neurons are updated with the applicable kernel values.

The memory mapper is configured and arranged to perform all these operations. For this purpose, the memory mapper is particularly configured and arranged to execute
 20 a formula that computes the neuron addresses to be updated and the kernel addresses for the applicable kernel values. This formula is particularly hardwired in the memory mapper and not programmable. However, the values stored in the registers for providing e.g. the stride size, the kernel size etc. to the formula can be programmed and adjusted by programming the respective register with the
 25 appropriate value.

According to another embodiment of the invention, the associated neuron memory is organized such that all neuron states are stored in consecutive neuron addresses, particularly wherein the associated neuron memory has all neuron states stored in consecutive neuron addresses during operation, wherein the memory mapper is
 30 configured to generate for all neuron coordinates consecutive neuron addresses such as to generate compressed neuron addresses and wherein the memory mapper is configured to provide the compressed neuron addresses to the neuron module.

This embodiment allows a memory-space-efficient use of the associated neuron memory.

- to write the updated, i.e. particularly the reset neuron state to the received neuron address of the associated neuron memory.

According to another embodiment of the computer program, the computer program causes the neuron module to distribute a plurality of received neuron addresses particularly by means of a neuron router module to the plurality of neuron sub-interfaces, wherein the computer program further causes each neuron sub-interface in connection with its associated memory to process received neuron addresses and kernel values.

According to another embodiment of the computer program, the computer program causes the kernel interface to distribute received kernel addresses particularly by means of a kernel interface router system to the plurality of kernel read/write interfaces and to collect kernel values received from the kernel memory sub-blocks.

According to another embodiment of the computer program, the computer program causes the memory mapper to execute the following sequence of operations in order to determine the kernel addresses of the applicable kernel values and the neuron coordinates with the corresponding neuron addresses to be updated, when a spike event is received by the memory mapper, the spike event comprising or consisting of an information about a coordinate (x,y) of the spike event in a source feature map, and particularly a channel identifier (c) , the neuron coordinate particularly comprising an x-identifier and y-identifier:

- particularly zero padding $(x+p_x, y+p_y)$ the coordinate (x,y) of the spike event with a predefined offset (p_x, p_y) provided by and stored in a register,
- from the coordinate (x,y) , particularly from the zero-padded coordinate $(x+p_x, y+p_y)$, computing a neuron anchor coordinate (x_0, y_0) to which the spike event projects to, and a corresponding kernel anchor coordinate (x_0^k, y_0^k) of the at least one kernel (f) , wherein the kernel anchor coordinate (x_0^k, y_0^k) is indicative of a kernel coordinate (f, x_0^k, y_0^k) for each of the at least one kernel (f) , particularly wherein the neuron anchor coordinate is associated to an output feature map,
- starting from the neuron anchor coordinate and the kernel anchor coordinate, determining all neuron coordinates (f, x, y) that are to be updated, i.e. to which the spike event projects to, and all kernel coordinates (c, f, x^k, y^k) of the applicable kernel values particularly by processing

information on an output feature map size (H, W), a stride size (s_x, s_y) and/or a kernel size (H_k, W_k) that are provided by a register,

- determining from the determined neuron coordinates (f, x, y) and the kernel coordinates with the applicable kernel values particularly compressed neuron addresses and kernel addresses,
- providing the determined neuron and kernel addresses to the kernel module and/or the neuron module.

According to another embodiment of the computer program, the computer program organizes the associated neuron memory such that all neuron states are stored in consecutive neuron addresses, wherein the computer program causes the memory mapper to generate for all neuron coordinates consecutive neuron addresses such as to generate compressed neuron addresses and wherein the computer program further causes the memory mapper to provide the compressed neuron addresses to the neuron module.

According to another embodiment of the computer program, the computer program organizes the associated kernel memory such that all kernel values are stored in consecutive kernel addresses, wherein the computer program causes the memory mapper to generate for all kernel coordinates consecutive kernel addresses such as to generate compressed kernel addresses and wherein the computer program further causes the memory mapper to provide the compressed kernel addresses to the kernel module.

According to another embodiment of the computer program, the computer program causes the spike event router to route an outgoing spike event received from a source layer to at least one destination layer, particularly wherein the router accesses the destination information associated to the outgoing spike event, wherein the destination layer can be the source layer.

The problem according to the invention is furthermore solved by a computer-implemented method. The computer-implemented method is particularly configured to operate the sCNN, more particularly the components of the sCNN according to the invention. The computer-implemented method furthermore particularly comprises the at least some features and/or method steps as disclosed for the computer program.

The problem is furthermore solved by a memory mapper for an event driven sCNN.

The terms and definitions as introduced in the context of the embodiments of the sCNN apply to the memory mapper as well.

The memory mapper according to the invention is configured to determine kernel addresses and neuron addresses to be updated in an event-driven fashion, when a spike event is received by the memory mapper, the spike event comprising or consisting of an information about a coordinate (x,y) and particularly a channel identifier (c) of the spike event, the coordinate particularly comprising an x- and y-identifier, wherein when a spike event is received by the memory mapper, the memory mapper executes the following sequence of operations:

- particularly zero padding $(x+p_x, y+p_y)$ the coordinate (x,y) of the spike event with a predefined offset (p_x, p_y) provided by and stored in a register,
- from the coordinate (x,y) , particularly from the zero-padded coordinate $(x+p_x, y+p_y)$, computing a neuron anchor coordinate (x_0, y_0) to which the spike event projects to, and a corresponding kernel anchor coordinate (x_0^k, y_0^k) of the at least one kernel (f) , wherein the kernel anchor coordinate (x_0^k, y_0^k) is indicative of a kernel coordinate (f, x_0^k, y_0^k) for each of the at least one kernel (f) , particularly wherein the neuron anchor coordinate is associated to an output feature map,
- starting from the neuron anchor coordinate and the kernel anchor coordinate, determining all neuron coordinates (f, x, y) that are to be updated (i.e. the spike event projects to) and all kernel coordinates (c, f, x^k, y^k) of the applicable kernel values particularly by processing information on an output feature map size (H,W) , a stride size (s_x, s_y) and/or a kernel size (H_k, W_k) that are provided by a register,
- determining from the determined neuron coordinates (f,x,y) and the kernel coordinates with the applicable kernel values particularly compressed neuron addresses and kernel addresses,
- providing the determined neuron and kernel addresses to a kernel module and/or a neuron module for processing the neuron and kernel addresses.

According to another embodiment of the memory mapper, the memory mapper is configured to generate for all neuron coordinates consecutive neuron addresses such as to generate compressed neuron addresses and wherein the memory mapper is configured to provide the compressed neuron addresses to a neuron module.

According to another embodiment of the memory mapper, the memory mapper is configured to generate for all kernel coordinates consecutive kernel addresses such

as to generate compressed kernel addresses and wherein the memory mapper is configured to provide the compressed kernel addresses to a kernel module.

Particularly, exemplary embodiments are described below in conjunction with the Figures. The Figures are appended to the claims and are accompanied by text explaining individual features of the shown embodiments and aspects of the present invention. Each individual feature shown in the Figures and/or mentioned in said text of the Figures may be incorporated (also in an isolated fashion) into a claim relating to the device according to the present invention.

It is shown in

- 10 **Fig. 1** a schematic layout of one layer of the sCNN according to the invention;
- Fig. 2** a schematic layout of the sCNN comprising a plurality of layers;
- Fig. 3** a schematic data flow diagram of the memory mapper;
- Fig. 4** a schematic illustration as to how the neuron coordinates and applicable kernel values are determined;
- 15 **Fig. 5** a schematic data flow diagram illustrating a neuron update process; and
- Fig. 6** a parallelized neuron module architecture.

Fig. 1 shows a schematic diagram of one layer 10 of the sCNN 1 according to the invention. The layer 10 is an electronic module comprising various components and is typically integrated with several copies in the sCNN.

- 20 Boxed regions refer to a unit or a module, wherein arrows indicate an electronic data connection and an associated data flow direction between the components.

- The sCNN 1 comprises a memory mapper 130 configured to receive an incoming spike event 140 indicated by $\{c, x, y\}$. The incoming spike event 140 is particularly digital data comprising information about a location at which the incoming spike event
- 25 140 has been generated, and a channel index indicative of a channel to which the spike event 140 is associated. The location information is particularly in form of a coordinate in an output feature map of a source layer or a coordinate of a dynamic vision sensor (cf. Fig. 2), with an x and y identifier. The channel can for example be indicative of a color channel from a spike-event generating device such as a dynamic
- 30 vision sensor. But other channel markers are possible.

The memory mapper's task is to determine all necessary information such that the (current) layer 10 performs its convolution(s). The memory mapper 130 therefore

needs to determine the neuron addresses $142n$ to which an incoming spike event 140 projects to, i.e. which neurons in the layer are affected by a convolution of the spike event 140 with at least one convolution kernel 410.

Once, a spike event 140 is received by the memory mapper 130, the memory
 5 mapper 130 starts processing this spike event 140. The memory mapper 130 is an event-driven memory mapper 130 and comprises for example a processing pipeline with multiple buffer stages and electronic combinatorial logistic circuits to add, multiply and multiplex the various bits of the spike event c , x , and y .

The memory mapper 130 is wired to execute a predefined formula that is configured
 10 to determine the neuron addresses $142n$ that are to be updated by the applicable kernel values $142k$. As dimensions of a feature map from which the incoming spike event 140 is coming from, dimensions and number of the output feature maps in the current layer 10, the number of kernels, the stride size for convolution and other parameters might vary, the formula is provided with these values by a connected
 15 register or a register 131 comprised by the memory mapper 130. All registers 131, 163, 123 shown in Fig. 1 are comparably fast memory storages that are configured for fast read and write operations.

Note, that throughout the current specification all registers are programmable, and particularly configured to store non-trainable or non-trained parameters for the sCNN.

20 In turn, the kernel values $142k$ as well as the bias values are typically determined during a training procedure of the sCNN 1 as is well known in the art.

The register 131 connected to the memory mapper 130 stores the values for the kernel size of the at least one kernel, a stride, a zero-padding for x and y , the number of kernels f , and the number of output feature maps 430.

25 In addition, the register 131 might store values of the size of the output feature maps 430, for example their height and width (for example measured in units of pixels).

An exemplary embodiment of the memory mapper 130 and how neuron addresses and kernel values are determined by the memory mapper is shown Fig. 3.

The determined neuron addresses n_{comp} and kernel addresses k_{comp} are particularly
 30 compressed, such that no memory space of the associated neuron and kernel memories is wasted.

The memory mapper 130 outputs the neuron 142n and kernel addresses to the kernel module 110 comprising the kernel interface 111 and the associated kernel memory 112. The kernel interface 111 is a kernel memory interface.

At the kernel interface 111, the kernel addresses are received and the kernel
5 interface 111 reads the kernel addresses from the associated kernel memory 112.

The kernel memory 112 is a conventional memory such as a random access memory (RAM), a flash memory or the like. The associated kernel memory 112 can be arranged on the same circuit board as the rest of the layer 10 or it can be connected to the layer 10 and constitute an external memory device.

10 As per spike event 140 a plurality of kernel values 142k have to be read from the kernel memory 112 and because conventional memory devices such as SRAM are comparably slow, the kernel module 110 is configured and arranged for parallel reading and writing kernel values 142k from and to the associated kernel memory 112 (cf. Fig. 6).

15 An exemplary embodiment that addresses this issue by parallelizing the read and write operations for the associated kernel and/or the associated neuron memory 112, 122 is shown in Fig 6.

Supposing that the number of convolution kernels is N in the current layer 10, the kernel interface 111 outputs kernel weights of N convolution kernels associated to
20 neuron addresses that are to be updated with the values of the N convolution kernels.

As each convolution kernel 410 (numbering refers to Fig. 4) projects to an associated output feature map 430, N convolution kernels 410 project to N output feature maps 430 in the current layer 10, assuming the dimensions of the kernel to be $N \times M \times H \times W$,
25 where M is the number of input channels, H is the height and W is the width of each kernel. Each output feature map 430 therefore comprises some neurons 420 that are to be updated with the applicable kernel values (w_k). The neuron addresses for these neurons 420 are provided by the kernel interface 111 in an output data set comprising said neuron addresses 142n associated to the applicable kernel values 142k. The
30 neuron addresses of the neuron that are to be updated, while being provided by the kernel interface 111, are computed by the memory mapper 130 as laid out above.

The kernel module 110 is electronically connected to a neuron module 120 configured and arranged to process the neuron states of the neurons. The output

data set from the kernel module 110 is received by the neuron module 120. When the neuron module 120 receives the output data set it starts processing said data set that is, the neuron module 120 is event-driven.

In addition to the update of some neurons 420 in the output feature maps 430, all
 5 neurons 431 in an output feature map 430 can be updated in repeated time intervals with bias values 142b.

For this purpose, each layer 10, 10', 10'' comprises a bias module 160 with a bias interface 161 and an associated bias memory 162. The associated bias memory 162 is a conventional memory device and is configured to store bias values that are to be
 10 applied to the neurons 431.

The bias interface 161 is connected to or integrated in the bias associated memory 162 and configured to read and write bias values from the associated bias memory 162. Moreover, the bias interface 161 is configured to output the bias values and provide the bias values to the neuron module 120 together with the neuron
 15 addresses to be updated with the bias values.

It is important to note that the bias values 142b typically extend to all neurons 431 in a specific output feature map 430, while the neurons 420 that are to be updated with kernel values 142k depend on the specific spike event 140 that has been received by the memory mapper 130.

20 Therefore, the bias module 160 is not connected to the memory mapper 130 so as to exchange data and/or to operate synchronously, so as to operate independently to the input events and in parallel to any events being processed. The operation of the bias module can be based by a clocking device, but can also operate by any trigger of user's choice.

25 The bias module 160 comprises a bias register 163, i.e. a fast read/write memory component that stores an output feature map index indicative for the output feature maps 430 in the current layer 10 that are to be updated with the bias values 142b.

The neuron module 120 is connected to the bias module 160 and to the kernel module 110 and configured to receive the outputs from said modules 160, 110.

30 The neuron module 120 is connected to a neuron register 123. The neuron module 120 comprises a plurality of neuron sub-interfaces 121s, wherein each neuron sub-interface 121s has an associated neuron memory 506 (cf. Fig. 5) that stores the neuron states of the neurons (cf. Fig. 6) for reading, processing and writing the neuron states. One embodiment for the neuron sub-interface is shown in Fig. 5.

Every time the neuron module 120 receives an output data set from the kernel module 110 or bias values 142b from the bias module 160, the neuron module distributes said an output data set to one or more neuron sub-interfaces 601 that read the neuron states from the neurons that are to be updated with the applicable
 5 kernel values 142k and/or the bias values 142b.

As per spike event 140 or received bias value 142b, a plurality of neuron states has to be read from the associated neuron memory 506 and because conventional memory devices such as SRAM are comparably slow, the neuron module 120 is configured and arranged for parallel reading and writing neuron states from and to the
 10 associated neuron memory 506 (cf. Fig. 6) by means of the parallelized neuron sub-interfaces 121s and their associated neuron memories 506.

The neuron states are updated with the kernel values 142k for example according to the formula:

$$s(n+1) = \text{mod}(s(n)+wb, tr)$$

15 wherein $s(n)$ represents the neuron state of a neuron that is stored in the associated neuron memory 506, wb corresponds to either the applicable kernel value 142k or the bias value 142b. The new neuron state $s(n+1)$ is given for example by the modulo operation of with an upper and a lower threshold tr .

In case the $s(n)+wb$ exceeds the threshold, the neuron state is reset to a reset
 20 neuron state by means of said module operation and an outgoing spike event 150, is generated by the neuron sub-interface 121s. The neuron sub-interface 121s stores the new neuron state in the associated neuron memory 506 under the same neuron address from which it was received. This process is also illustrated and detailed in Fig. 5. Note that Fig. 5 provides a functional view for the neuron module 120, while
 25 Fig. 6 provides a schematic view of the structural organization of the neuron module 120.

Other ways of defining the reset neuron state are possible and are elaborated in the context of Fig. 5.

For all neurons that have reached either the lower or the upper threshold 502 the
 30 neuron interface 601 outputs an outgoing spike event 150. This outgoing spike event 150 is a data structure that comprises the coordinate of the neuron in the output feature map that comprises said neuron and furthermore an output feature map index for indicating the output feature map. This data structure is electronically transmitted

to a destination mapper 170 (cf. Fig. 1) component also referred to as destination mapper in the context of the current specification.

The destination mapper is for example a merge buffer for merging information received from a register 171 connected to the destination mapper and the outgoing spike event
5 150.

The destination mapper 170 is configured and arranged to append the information of an outgoing spike event 150, 503 such that it can be routed to the appropriate layer 10, 10', 10'' also referred to as the destination layer in the context of the current specification.

10 For this purpose, the destination mapper 170 comprises an associated register 171 that provides information about the destination layers 10, 10', 10'' to which the outgoing spike event 150, 503 is to be routed.

The destination mapper 170 appends the information of the outgoing spike event 150, such that it contains the x, y and index of the coordinate of the output feature map 430 in which the spiking neuron is located. Furthermore, the output feature map
15 index is comprised in said appended information indicating the output feature map in which the spiking neuron is located. Moreover, the outgoing spike event 150 can be routed to a plurality of destination layers 10', 10''. Therefore, the destination mapper 170 appends the information such that it contains a destination layer index indicative
20 of another layer 10', 10'' comprised by the sCNN 1 and an offset value with respect to a feature map index such that the outgoing spike event is mapped to a predefined output feature map in the destination layer. The appending of an offset value allows for layer stacking in the sCNN 1.

An outgoing spike event 150, having the information appended as laid out before, can
25 then be provided to a spike event router 200 of the sCNN as depicted in Fig. 2.

Fig. 2 shows a general layout of the sCNN 1 according to the invention, comprising a spike event router 200 and a plurality of layers 10, 10', 10'' (as described in Fig. 1).

The spike event router 200 receives a spike event 210 from a layer 10, 10', 10'' or from an event generating device 220 such as a dynamic vision sensor.

30 The spike event router 200 then provides 230 such a spike event 210 based on its appended information of the destination layer 10', 10'' for further processing the spike event 210.

The spike event router 200 is for example a stream multiplexer/demultiplexer circuit.

The spike event router 200 is programmable and configured to route spike events in a backward, forward or recurrent manner to the destination layer providing the sCNN 1 with a high degree of flexibility, particularly with respect to the requirements of deep learning networks.

- 5 The spike-event router 200 is configured to provide layer-to layer data flow as well as for chip-to-chip communication (indicated as “chip-out” and “chip in”), in case multiple sCNNs 1 are cooperatively arranged as a network.

For this purpose, the spike event router 200 comprises an input port 240 for receiving signals and data from an external device (which can be a spike event router from a
10 second sCNN) chip-to-chip. The spike event router 200 is also configured to receive data, i.e. spike events generated by a dynamic vision sensor 220 connected to the spike event router 200. The dynamic vision sensor 220 can be treated as a source layer of the sCNN 1, except no recurring or backward propagation is allowed.

The spike event router 200 has an output port 250 for outputting spike events to
15 another chip or as a result.

The sCNN 1 particularly comprises more than 100.000 neurons that can be programmable assigned to the layers 10,10',10'' and output feature maps 430 of the sCNN 1.

The layers 10,10',10'' particularly the registers 131, 163, 123, 171 of the layers 10,
20 10', 10'' are programmed accordingly in order to reflect the specific layout of each layer 10, 10',10'', i.e. how many convolution kernels are comprised in each layer, the output feature map dimensions of each layer etc.

A dynamic vision sensor 220 is for example a device with light receptive pixels that are arranged in an array. Each pixel is configured to output a spike event, in case a
25 detected light intensity has changed. That is the pixels of a dynamic vision sensor 220 are sensitive to changes in detected light flux.

The dynamic vision sensor 220 is an event-driven device, i.e. the pixels output the spike events when they occur unlike a frame-based camera read out. Such dynamic vision sensors provide the advantage of very fast dynamic imaging. Coupled with an
30 sCNN 1 according to the invention the full potential of real-time, ultra-fast data processing can be exploited with the sCNN 1.

In Fig. 3 the data flow in the memory mapper 130 is schematically shown. The purpose of the memory mapper 130 is to determine the neurons 420 to which an incoming spike event 140 projects. This is also shown in Fig. 4

An incoming spike event 140 is processed as follows by the memory mapper 130:

The incoming spike event 140 carries for example the information of a channel and a coordinate $\{c, x, y\}$. First, a zero padding 300 of the received incoming spike event 140 is performed, wherein the coordinates of the spike event 140 are translated by
 5 an offset value p_x, p_y :

$$\{c, x, y\} \rightarrow \{c, x+p_x, y+p_y\}.$$

The zero padding 300 serves the purpose of avoiding edge effects when the coordinates are too close to a border of the feature map 430.

The offset values are provided by the register 300r, 131 associated to the memory
 10 mapper 130.

In a next step the kernel addresses for the applicable kernel values of the at least one kernel are determined, by a module referred to a kernel mapper 301. The kernel mapper 301 is configured to compute a neuron anchor coordinate for each feature map 430 to which the incoming spike event 140 projects to.

15 The neuron anchor coordinate is for example given by neuron located in a bottom right corner of an array in the respective output feature map 430 to which the event projects to. This step involves the processing of the output feature map size, the convolution kernel size as well as a stride of convolution. Moreover, a corresponding kernel anchor coordinate is calculated that corresponds to the said neuron anchor
 20 coordinate. The neuron anchor coordinate and the kernel anchor coordinate serve as a starting point for determining all neurons 420 in the output feature map 430 that are to be updated and all applicable kernel values 142k that need to be received from the kernel memory 112.

Obviously, the starting point based on the two anchor coordinates does not need to be
 25 the neuron coordinate for the neuron located in the bottom right corner but can be any neuron, as long as its relationship to the projection of the spike event is known.

The neuron anchor coordinate and the kernel anchor coordinate are then sent to the address sweep module 302 that is configured to compute the remaining neuron coordinates of the neurons 420 to which the spike event 140 projects to and their
 30 associated neuron addresses 142n.

Moreover, all kernel addresses for the applicable kernel values 142k are determined by the sweep module 302.

The computation for the neuron coordinates 422 and the applicable kernel coordinates 411 is done by “sweeping”, i.e. shifting the convolution kernel 410 according to the stride size, and the determined anchor coordinates over the output feature map 430 as for example shown in Fig 4.

- 5 From the neuron coordinates 422 and the kernel coordinates 411, the neuron addresses 142n and kernel addresses are determined by the sweep module 302. For this purpose, the sweep module might access a programmable register 302r.

The neuron addresses and the kernel addresses are compressed as laid out above, such that memory space is optimally preserved in the neuron memory 506 and the
10 kernel memory 112.

The compressed neuron and kernel addresses are then provided from the memory mapper 130 to the kernel module 110 as explained above.

In Fig. 4 the procedure of determining the neuron addresses to which an incoming spike event 140 projects to and the applicable kernel values 142k is schematically
15 illustrated.

The spike event 140 comes from a source feature map 440, particularly from an output feature map 430 in the source layer, which is depicted on the left column of Fig. 4. Each square in the left column indicates a neuron with an associated coordinate $\{x, y\}$ in the source layers feature map 440, SFM, wherein the neuron 421
20 from which the spike event 140 originated is colored black. Turning for example to panel A of Fig. 4, the current layer 10 at which the spike event 140 is received comprises two kernels 410 K1, K2, each having a kernel size (H_k, W_k) of 3×3 kernel values (depicted as a matrix having 3×3 squares). Therefore, the current layer 10 also comprises two output feature maps 430 OFM1, OFM2. In this example the output
25 feature maps OFM1, OFM2 have a size (H, W) of 3×3 neurons each (each neuron being depicted as a square). The panels B to H of Fig. 4 depict the same situation just at different processing steps of the convolution.

The stride $s_x=s_y$ is set to two in x and y direction, i.e. the convolution kernels K1, K2 are shifted in steps of two over the output feature map OFM1 and OFM2.

- 30 The neuron anchor coordinate x_0, y_0 and the corresponding kernel anchor coordinate for the first kernel K1 are determined such that the neuron anchor coordinate x_0, y_0 is located in the bottom right corner of a projection portion to which the spike event 140 / 421) projects to, as can be seen from Fig. 4 panel A. Subsequently, the sweep module “sweeps” the first convolution kernel K1 according to the stride size s_x over

The reset neuron state is written back 505 to the associated neuron memory 506 of the neuron sub-interface 121s. In case no spike event is generated, the resulting neuron state is written 505 back to the associated neuron memory 506.

5 The schematic of Fig. 5 applies in the same way to bias values 142b and corresponding neuron addresses received at the neuron sub-interface 121s, where instead of the applicable kernel value 142k, the bias value 142b is added to the neuron state. The rest of the processing is handled identically as has been described for the reception of a kernel value 142k.

Fig. 6 schematically shows a how parallel access and pipelined processing of the
 10 associated kernel 112, or neuron memory 506 is facilitated. In Fig. 6 it is shown that the neuron module 120 is configured to address a plurality of neuron sub-interfaces 121s, wherein each neuron sub-interface 121s is configured to read, write and process neuron addresses and neuron states as elaborated before. For this purpose, the neuron module 120 comprises a neuron router module 601 that is receives the
 15 applicable kernel values and the determined neuron addresses to be updated. The neuron module might also receive bias values for distribution to the determined neuron addresses. The router module 601 transmits the received kernel values and applicable neuron addresses to a corresponding neuron sub-interface 121s of the plurality of parallel organized neuron sub-interfaces 121s. At the neuron sub-interface 121s the
 20 applicable neuron address is read from the associated memory 506, updated with the kernel value 142k and particularly the bias value 142 (cf. Fig. 5). Once the neuron state of the determined neuron address is updated the updated neuron state is written back to, i.e. stored in the associated memory 506. Depending on the updated neuron state the neuron sub-interface might generate a spike event and outputs said spike
 25 event. As the neuron interface is configured to operate in parallel, the comparably slow reading and writing processes on the neuron memory are compensated such that processing speed is maintained. The neuron module further comprises a merger module 602 that merges the generated spike events form the plurality of neuron-sub-interfaces 121s for further processing in a common particularly serial connection. The
 30 neuron module 120, where each neuron sub-interface 121s has its own accessible associated memory 506 allows for effectively parallelized processing of reading, writing and updating of a plurality of neuron states such that the processing speed of the layer 10 is increased as compared to non-parallel processing.

A similar architecture might also be implemented for the kernel module 110, such that the reading and writing of kernel values at the kernel module is parallelized accordingly.

Accordingly, the kernel module 100 comprises a plurality of kernel sub-interfaces that
 5 each comprise an associated kernel memory for reading and writing kernel values. The plurality of kernel sub-interfaces is connected to a kernel router module configured for distributing a kernel addresses to the kernel sub-interfaces such that the kernel values associated to the kernel addresses are read form the associated kernel memory. Moreover, the kernel module may comprise a kernel merger module
 10 configured to funnel the kernel values provided form the plurality of kernel sub-interfaces to a serial bus.

The spiking convolutional neural network according to the invention provides dedicated electronic circuitry for operating modern spiking convolution neural networks in a memory and energy efficient fashion.

15 List of reference signs

	1	event-driven spiking convolution neural network
	10, 10', 10"	layer
	110	kernel module
	111	kernel interface
20	112	kernel memory
	120	neuron module
	121s	neuron sub-interface
	123	register of neuron module
	130	memory mapper
25	131	register of memory mapper
	140	incoming spike event
	141	kernel and neuron addresses
	142b	bias values
	142n	neuron address(es) to be updated
30	142k	applicable kernel values
	150	outgoing spike
	160	bias module
	161	bias interface