

(19) World Intellectual Property
Organization
International Bureau



(43) International Publication Date
26 February 2004 (26.02.2004)

PCT

(10) International Publication Number
WO 2004/017162 A2

(51) International Patent Classification⁷: **G06F**
(21) International Application Number:
PCT/US2003/024605
(22) International Filing Date: 5 August 2003 (05.08.2003)
(25) Filing Language: English
(26) Publication Language: English
(30) Priority Data:
10/222,393 16 August 2002 (16.08.2002) US
(71) Applicant: **MICRON TECHNOLOGY, INC.** [US/US];
8000 South Federal Way, Boise, ID 83716-9632 (US).

(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZM, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).


Published:

— without international search report and to be republished upon receipt of that report

(72) Inventor: **JEDDELOH, Joseph, M.**; 4302 Reiland Lane, Shoreview, MN 55126 (US).
(74) Agents: **BULCHIS, Edward, W.** et al.; Dorsey & Whitney LLP, 1420 Fifth Avenue, Suite 3400, Seattle, WA 98101 (US).

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: **SYSTEM AND METHOD FOR SELF-TESTING AND REPAIR OF MEMORY MODULES**



(57) Abstract: A computer system and a method used to test and repair defective memory portions of memory devices located on a memory module. The computer system includes a memory hub controller coupled to a plurality of memory modules each of which includes a memory hub and a plurality of memory devices. The memory hub comprises a self-test module that determines the locations of defective memory locations of the memory devices. A repair module also included in the memory hub uses the locations of defective memory portions to create a remapping table. The remapping table redirects accesses to the defective locations of the memory devices to non-defective memory locations. Each time the memory hub receives a memory request from a memory access device, the memory hub checks the memory location to which the access is directed, and, if necessary, redirects the memory access to a non-defective location.

WO 2004/017162 A2