

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification ⁶ : H02M 7/5387	A1	(11) International Publication Number: WO 97/35379 (43) International Publication Date: 25 September 1997 (25.09.97)
(21) International Application Number: PCT/CA97/00185 (22) International Filing Date: 18 March 1997 (18.03.97) ✓ (30) Priority Data: 96 2 04510.1 21 March 1996 (21.03.96) ✓ CN (71) Applicant (for all designated States except US): AMSDELL INC. [CA/CA]; Unit 5, 45 Mural Street, Richmond Hill, Ontario L4B 1J4 (CA). ✓ (72) Inventor; and (75) Inventor/Applicant (for US only): WU, Fu, Ning [CN/CN]; Building No. 813, Apartment 216, Zhong Guan Cun, Haidian, Beijing 100080 (CN). (74) Agent: BERESKIN & PARR; 40th floor, 40 King Street West, Toronto, Ontario M5H 3Y2 (CA).	(81) Designated States: AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, DE, DK, EE, ES, FI, GB, GE, HU, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, TJ, TM, TR, TT, UA, UG, US, UZ, VN, ARIPO patent (GH, KE, LS, MW, SD, SZ, UG), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG). Published With international search report.	

(54) Title: ELECTRICAL INVERTER WITH A SILICON CONTROLLED RECTIFIER FULL-BRIDGE CIRCUIT

(57) Abstract

An inverter for converting a DC voltage into an AC voltage comprising a full-bridge circuit having four silicon controlled rectifier (SCR) switches, two pulse control circuits for generating control voltage signals to turn on alternate pairs of said switches, a time sequencing circuit, and a power switch circuit. The full bridge circuit is directly connected to a positive DC input terminal and is coupled through the power switch circuit to a negative DC input terminal. The time sequencing circuit generates a first pulse signal for controlling the first pulse control circuit and a second pulse signal for controlling the second pulse control circuit so that the first pulse signal and the second pulse signal are in phase opposition. The time sequencing circuit further generates an intermittent cycle pulse signal for turning the power switch circuit off during periods between a pulse of the first pulse signal and a pulse of the second pulse signal. The inverter according to the present invention may be of a size and weight which are compatible for use in small type UPS systems, while still providing safe and reliable operation.

