



(43) International Publication Date
6 May 2004 (06.05.2004)

PCT

(10) International Publication Number
WO 2004/038922 A2

(51) International Patent Classification⁷: H03M 1/36

Lloyd, F.; c/o RAYTHEON COMPANY, 2000 E. El Segundo Boulevard, P.O. Box 902 (E4/N119), El Segundo, CA 90245-0902 (US).

(21) International Application Number: PCT/US2003/033748

(22) International Filing Date: 23 October 2003 (23.10.2003)

(74) **Agents:** **ALKOV, Leonard, A.** et al.; c/o RAYTHEON COMPANY, 2000 E. El Segundo Boulevard, P.O. Box 902 (E4/N119), El Segundo, CA 90245-0902 (US).

(25) **Filing Language:** English

(81) Designated States (national): AU, CA, JP, KR, NO, SG.

(26) **Publication Language:** English

(84) Designated States (regional): European patent (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IT, LU, MC, NL, PT, RO, SE, SI, SK, TR).

(30) Priority Data:
10/280,680 25 October 2002 (25.10.2002) US


(71) Applicant: RAYTHEON COMPANY [US/US]; 2000 E. El Segundo Boulevard, P.O. Box 902 (E4/N119), El Segundo, CA 90245-0902 (US).

Published:
— *without international search report and to be republished upon receipt of that report*

(72) **Inventors:** MEYERS, Clifford, W.; c/o RAYTHEON COMPANY, 2000 E. El Segundo Boulevard, P.O. Box 902 (E4/N119), El Segundo, CA 90245-0902 (US). **LINDER,**

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: ADVANCED DIGITAL ANTENNA MODULE



(57) Abstract: An Advanced Digital Antenna Module (ADAM) for receiving and exciting electromagnetic signals. The ADAM ASIC integrates a complete receiver/exciter function on a monolithic SiGe device, enabling direct digital-to-RF (Radio Frequency) and RF-to-digital transformations. The invention includes an improved analog-to-digital converter (ADC) (10) with a novel active offset method for comparators. The novel ADC architecture (10) includes a first circuit (12, 14) for receiving an input signal; a second circuit (18) for setting a predetermined number of thresholds using a predetermined number of preamplifiers (60) with weighted unit current sources (66) in each of the preamplifier outputs; and a third circuit (20) for comparing the input to the thresholds. In the preferred embodiment, the ADC (10) includes trimmable current sources (66). The ADC (10) of the present invention also includes an improved comparator circuit (62). The novel comparator (62) includes split load resistors, pairs R25 (active mode) and R26 and pairs R24 (active mode) and R49, to increase the acquisition time and reduce the regeneration time constant, emitter follower buffers Q85 and Q87 on the latch pair transistors Q61 and Q62 to reduce the capacitive loading on the regeneration node, and cascode transistors Q64 and Q119 coupled to the load resistors to eliminate the output loading effects from the regeneration node. In the preferred embodiment, the invention also includes a novel DDS/DAC architecture (200) with digitally trimmed unary currents and a novel sine lookup and decoder design which overcomes the conventional dynamic range limitations at high conversion rates.