

ABSTRACT OF THE DISCLOSURE

An object of the present invention is to allow a CPU to refer to data under DMA transfer to thereby reduce latency time of the CPU during the DMA transfer. An apparatus 10 for controlling a DMA transfer comprises means 12 for detecting whether or not a CPU requests access to data being DMA-transferred, and allows the CPU to refer to the data by suspending the DMA-transfer under execution.



162162



G00002