

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
11 July 2002 (11.07.2002)

PCT

(10) International Publication Number
WO 02/054227 A1

(51) International Patent Classification⁷: **G06F 9/355**,
7/72, 5/06

(72) Inventors: **INOUE, Ryo**; 10521 Redmond Road, Austin,
TX 78739 (US). **KOLAGOTLA, Ravi**; 11500 Jollyville
Road., Apt. #1823, Austin, TX 78759 (US). **SUDHAKAR,**
Raghavan; 10715 Bramble Crest Drive, Austin, TX 78726
(US).

(21) International Application Number: PCT/US01/50765

(22) International Filing Date:
28 December 2001 (28.12.2001)

(74) Agent: **HARRIS, Scott, C.**; Fish & Richardson P.C., Suite
500, 4350 La Jolla Village Drive, San Diego, CA 92122
(US).

(25) Filing Language: English

(81) Designated States (*national*): CN, JP, KR, SG.

(26) Publication Language: English

Published:


(30) Priority Data:
09/751,507 29 December 2000 (29.12.2000) US

- with international search report
- before the expiration of the time limit for amending the
claims and to be republished in the event of receipt of
amendments

(71) Applicants: **INTEL CORPORATION** [US/US]; 2200
Mission College Boulevard, Santa Clara, CA 95052 (US).
ANALOG DEVICES, INC. [US/US]; One Technology
Way, P.O. Box 9106, Norwood, MA 02062-9106 (US).

For two-letter codes and other abbreviations, refer to the "Guid-
ance Notes on Codes and Abbreviations" appearing at the begin-
ning of each regular issue of the PCT Gazette.

(54) Title: MODULO ADDRESSING



(57) Abstract: In one embodiment, a modulo addressing unit for a processor is described that includes a plurality of adders to generate an uncorrected target modulo address and at least one corrected target modulo address in parallel. A comparator selects one of the target modulo addresses a function of a base address (b) for a circular buffer, a length (L) of the circular buffer, an index address (I) and a modifier value (M). In one embodiment the comparator selects a first corrected target modulo address when $I+M < B$, a second corrected target modulo address when $I+M \geq B+L$ and an uncorrected modulo address $B \leq I+M < B+L$.