17/05/02
200202 9882

162162

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau

(43) International Publication Date
25 May 2001 (25.05.2001)

PCT

(10) International Publication Number
WO 01/37102 A3

(51) International Patent Classification[7]: G06F 13/40, 11/20

(21) International Application Number: PCT/US00/31405

(22) International Filing Date:
15 November 2000 (15.11.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/442,702 18 November 1999 (18.11.1999) US

(71) Applicant: HONEYWELL INC. [US/US]; 101 Columbia Road, P.O. Box 2245, Morristown, NJ 07960 (US).

(72) Inventors: ODEGARD, Thomas, A.; 9504 Northridge NE, Albuquerque, NM 87111 (US). LEVINE, Aaron; P.O. Box 15451, Rio Rancho, NM 87124 (US). HANSEN, Bryan, P.; 8016 Corona NE, Albuquerque, NM 87122 (US). THOMAS, Larry, J.; 6512 Mesa Mariposa Place NW, Albuquerque, NM 87120 (US).

(74) Agents: HOIRIIS, David et al.; Honeywell Inc., 101 Columbia Avenue, P.O. Box 2245, Morristown, NJ 07960 (US).

(81) Designated States *(national)*: AE, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.


(84) Designated States *(regional)*: ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:
— *with international search report*

(88) Date of publication of the international search report:
13 December 2001

[Continued on next page]

(54) Title: FAULT TOLERANT VIRTUAL VMEbus BACKPLANE DESIGN



(57) Abstract: This invention provides fault tolerant capability for a Versa Module Eurocards backplane system design for high reliability applications. An approach of connecting two independent backplanes (10, 14) together electrically, but providing isolation capabilities in the event a failure was developed. The electrical connection or integrated bridge design provides a virtual connection between the two VME backplanes (10, 14) that is transparent to the end user. The integrated virtual VMEbus design provides a low latency, high bandwidth interconnect between modules (12, 16) whether located on the same local bus (10, 14) or the electrically isolatable bus (18). This dual-VME fault tolerant backplane design eliminates complete system failures due to single event failures.

WO 01/37102 A3

ACTION

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.