Claims:

1. Switchable filter (SF), comprising
- a first partial filter (PF1) and a second partial filter (PF2),
- a first port (P1) and a second port (P2), and
- a switch circuit (SWC) having a control port (CP),
where
- the switch circuit (SC) can switch between a first state (ST1) and a second state (ST2),
- the first partial filter (PF1) is electrically connected between the switch circuit (SC) and the second port (P2),
- the second partial filter (PF2) is electrically connected between the switch circuit (SC) and the second port (P2), the second partial filter (PF2) being electrically connected parallel to the first partial filter (PF1),
- the switch circuit (SC) is electrically connected to the first port (P1), to the first partial filter (PF1), and to the second partial filter (PF2),
- a control signal applied to the control port (CP) determines the state (ST1, ST2) of the switch circuit (SC),
- in the first state (ST1) the first partial filter (PF1) is electrically connected to the first port (P1),
- in the second state (ST2) the first partial filter (PF1) is electrically separated from the first port (P1).

2. Filter of the previous claim, where
the first partial filter (PF1) and the second partial filter (PF2) are SAW filters (SAWF).

3. Filter of the previous claim, where the second partial filter (PF2) comprises first filter structures (FS1) and second filter structures (FS2), both filter structures (FS1, FS2) being arranged within the same acoustic track (AT2).

4. Filter of one of the previous claims, where in the first state (ST1)
- the first filter structures (FS1) are electrically connected to the first port (P1) and
- the second filter structures (FS2) are electrically separated from the first port (P1).

5. Filter of one of the previous claims, where
- the second partial filter (PF2) comprises first filter structures (FS1) and second filter structures (FS2),
- in the second state (ST2), the first filter structures (FS1) are electrically separated from the first port (P1) and the second filter structures (FS2) are electrically connected to the first port (P1).

6. Filter of one of the previous claims, where
- the second partial filter (PF2) comprises first filter structures (FS1) and second filter structures (FS2),
- the first partial filter (PF1) is dedicated to analogue signals and
- the first filter structures (FS1) are dedicated to analogue signals and the second filter structures (FS2) are dedicated to digital signals.

7. Filter of one of the previous claims, where
- the first partial filter (PF1) is dedicated to analogue audio signals,

- the second partial filter (PF2) comprises first filter structures (FS1) and second filter structures (FS2),
- the first filter structures (FS1) are dedicated to analog video signals,
- the second filter structures (FS2) are dedicated to analogue intercarrier signals.

8. Filter of one of the previous claims, where the first partial filter (PF1) and the second partial filter (PF2) are arranged on a single filter chip (FC).

9. Filter of one of the previous claims, where
- the second partial filter (PF2) comprises first filter structures (FS1) and second filter structures (FS2),
- the first partial filter (PF1) has a first passband within the interval from 31.40 MHz to 33.20 MHz,
- the first partial filter (PF1) has a second passband within the interval from 39.90 MHz to 40.40 MHz,
- the first filter structures (FS1) have a passband with a center frequency of 36.05 MHz and a bandwidth of 6 MHz,
- the second filter structures (FS2) have a passband with a center frequency of 36.05 MHz and a bandwidth of 8 MHz.

10. Filter of one of the previous claims, where
- the switch circuit (SC) comprises two diodes (D1, D2) and a transistor (TR),
- the transistor (TR) is electrically connected to the control port (CP),
- a voltage that is applied to the control port (CP) drives the transistor (TR) to supply the diodes (D1, D2) to have a bias voltage that is selected from: a forward bias voltage and a reversed bias voltage.

11. Filter of one of the previous claims, being electrically connected within the signal path of a broadcast receiving device (BRD).

12. Filter of one of the previous claims, where
- the first port (P1) is electrically connected to a reception tuner (RT) and
- the second port (P2) is electrically connected to a IC chip (ICC), a decoder or a demodulator.

Claims:

1. Switchable filter (SF), comprising
   - a first partial filter (PF1) and a second partial filter (PF2),
   - a first port (P1) and a second port (P2), and
   - a switch circuit (SWC) having a control port (CP),
   where
   - the switch circuit (SC) can switch between a first state (ST1) and a second state (ST2),
   - the first partial filter (PF1) is electrically connected between the switch circuit (SC) and the second port (P2),
   - the second partial filter (PF2) is electrically connected between the switch circuit (SC) and the second port (P2), the second partial filter (PF2) being electrically connected parallel to the first partial filter (PF1),
   - the second partial filter (PF2) comprises first filter structures (FS1) and second filter structures (FS2), both filter structures (FS1, FS2) being arranged within the same acoustic track (AT2),
   - the switch circuit (SC) is electrically connected to the first port (P1), to the first partial filter (PF1), and to the second partial filter (PF2),
   - a control signal applied to the control port (CP) determines the state (ST1, ST2) of the switch circuit (SC),
   - in the first state (ST1) the first partial filter (PF1) is electrically connected to the first port (P1), the first filter structures (FS1) are electrically connected to the first port (P1), and the second filter structures

(FS2) are electrically separated from the first port (P1), and

- in the second state (ST2) the first partial filter (PF1) is electrically separated from the first port (P1).

2. Filter of the previous claim, where the first partial filter (PF1) and the second partial filter (PF2) are SAW filters (SAWF).

3. Filter of one of the previous claims, where

- in the second state (ST2), the first filter structures (FS1) are electrically separated from the first port (P1) and the second filter structures (FS2) are electrically connected to the first port (P1).

4. Filter of one of the previous claims, where

- the first partial filter (PF1) is dedicated to analogue signals and
- the first filter structures (FS1) are dedicated to analogue signals and the second filter structures (FS2) are dedicated to digital signals.

5. Filter of one of the previous claims, where
- the first partial filter (PF1) is dedicated to analogue audio signals,
- the first filter structures (FS1) are dedicated to analog video signals,
- the second filter structures (FS2) are dedicated to analogue intercarrier signals.

6. Filter of one of the previous claims, where the first partial filter (PF1) and the second partial filter (PF2) are arranged on a single filter chip (FC).

7. Filter of one of the previous claims, where

- the first partial filter (PF1) has a first passband within the interval from 31.40 MHz to 33.20 MHz,
- the first partial filter (PF1) has a second passband within the interval from 39.90 MHz to 40.40 MHz,
- the first filter structures (FS1) have a passband with a center frequency of 36.05 MHz and a bandwidth of 6 MHz,
- the second filter structures (FS2) have a passband with a center frequency of 36.05 MHz and a bandwidth of 8 MHz.

8. Filter of one of the previous claims, where

- the switch circuit (SC) comprises two diodes (D1, D2) and a transistor (TR),
- the transistor (TR) is electrically connected to the control port (CP),
- a voltage that is applied to the control port (CP) drives the transistor (TR) to supply the diodes (D1, D2) to have a bias voltage that is selected from: a forward bias voltage and a reversed bias voltage.

9. Filter of one of the previous claims, being electrically connected within the signal path of a broadcast receiving device (BRD).

10. Filter of one of the previous claims, where

- the first port (P1) is electrically connected to a reception tuner (RT) and
- the second port (P2) is electrically connected to a IC chip (ICC), a decoder or a demodulator.