PCT WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : G11B 5/02 — A2

(11) International Publication Number: WO 95/35564

(43) International Publication Date: 28 December 1995 (28.12.95)

(21) International Application Number: PCT/IB95/00435

(22) International Filing Date: 6 June 1995 (06.06.95)

(30) Priority Data:
94201660.1 10 June 1994 (10.06.94) EP

(34) Countries for which the regional or international application was filed: AT et al.

(71) Applicant: PHILIPS ELECTRONICS N.V. [NL/NL]; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(71) Applicant (*for SE only*): PHILIPS NORDEN AB [SE/SE]; Kottbygatan 5, Kista, S-164 85 Stockholm (SE).

(72) Inventors: VOORMAN, Johannes, Otto; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL). POTHAST, Hendrik, Jan; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL). WONG-LAM, Ho, Wai; Groenewoudseweg 1, NL-5621 BA Eindhoven (NL).

(74) Agent: HESSELMANN, Gerardus, Johannes, Maria; Internationaal Octrooibureau B.V., P.O. Box 220, NL-5600 AE Eindhoven (NL).

(81) Designated States: JP, KR, SG, European patent (AT, BE, CH, DE, DK, ES, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).

Published
Without international search report and to be republished upon receipt of that report.

SG 9612223-9 (Eng)

RTMP's copy.

A2 + A3

(54) Title: ARRANGEMENT FOR RECORDING AN INFORMATION SIGNAL ON A MAGNETIC RECORD CARRIER

(57) Abstract

A write amplifier (4) comprising four current mirrors (14, 22, 30 and 38) which are turned on two at a time by two switchable floating current sources (46, 48) between the input terminals (16, 40; 24, 32) of the current mirrors in order to produce a write current of alternating polarity through the write head (2). The high impedance at the terminals (6, 8) of the write head (2) enables the common-mode voltage across the write head (2) to be fixed at any desired voltage value by means of a common-mode circuit. The symmetrical structure further enables the parasitic capacitances at the write terminals (6, 8) to be neutralised by means of neutralising capacitors.

