ABSTRACT

Provided herein is a semiconductor memory device. The semiconductor memory device includes a gate stacked body enclosing a plurality of channel pillars and a plurality of support structures extending through a section of the gate stacked body near an edge of the gate stacked body.

FIG. 3