

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property
Organization
International Bureau


(43) International Publication Date
26 December 2025 (26.12.2025)



(10) International Publication Number
WO 2025/264494 A1

- (51) International Patent Classification:
H01L 23/16 (2006.01) *H01L 23/538* (2006.01)
H01L 23/31 (2006.01) *H01L 25/065* (2023.01)
- (21) International Application Number:
PCT/US2025/033541
- (22) International Filing Date:
13 June 2025 (13.06.2025)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:
18/748,011 19 June 2024 (19.06.2024) US
- (71) Applicant: **QUALCOMM INCORPORATED** [US/US];
ATTN: International IP Administration, 5775 Morehouse
Drive, San Diego, California 92121-1714 (US).
- (72) Inventors: **SONG, Yanmei**; 5775 Morehouse Drive, San
Diego, California 92121-1714 (US). **STONE, William**;
5775 Morehouse Drive, San Diego, California 92121-1714
(US).
- (74) Agent: **THAVONEKHAM, S. Sean**; Loza & Loza, LLP,
305 North Second Avenue, #127, Upland, California 91786
(US).
- (81) Designated States (*unless otherwise indicated, for every
kind of national protection available*): AE, AG, AL, AM,
AO, AT, AU, AZ, BA, BB, BG, BH, BN, BR, BW, BY, BZ,
CA, CH, CL, CN, CO, CR, CU, CV, CZ, DE, DJ, DK, DM,
DO, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, GT,
HN, HR, HU, ID, IL, IN, IQ, IR, IS, IT, JM, JO, JP, KE, KG,
KH, KN, KP, KR, KW, KZ, LA, LC, LK, LR, LS, LU, LY,
MA, MD, MG, MK, MN, MU, MW, MX, MY, MZ, NA,
NG, NI, NO, NZ, OM, PA, PE, PG, PH, PL, PT, QA, RO,
RS, RU, RW, SA, SC, SD, SE, SG, SK, SL, ST, SV, SY, TH,

(54) Title: PACKAGE COMPRISING DUMMY SILICON STRUCTURE LOCATED BETWEEN INTEGRATED DEVICES



CROSS SECTIONAL PROFILE VIEW

FIG. 4

(57) Abstract: A package comprising a package interposer, a first integrated device coupled to the package interposer, a second integrated device coupled to the package interposer, a dummy silicon structure located laterally between the first integrated device and the second integrated device, and a second encapsulation layer coupled to the package interposer, wherein the encapsulation layer at least partially encapsulates the first integrated device, the second integrated device and the dummy silicon structure. The package interposer comprises a first metallization portion; a second metallization portion; a first passive device located between the first metallization portion and the second metallization portion; and a first encapsulation layer located between the first metallization portion and the second metallization portion.

[Continued on next page]

WO 2025/264494 A1

TJ, TM, TN, TR, TT, TZ, UA, UG, US, UY, UZ, VC, VN,
WS, ZA, ZM, ZW.

(84) Designated States (*unless otherwise indicated, for every kind of regional protection available*): ARIPO (BW, CV, GH, GM, KE, LR, LS, MW, MZ, NA, RW, SC, SD, SL, ST, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, RU, TJ, TM), European (AL, AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HR, HU, IE, IS, IT, LT, LU, LV, MC, ME, MK, MT, NL, NO, PL, PT, RO, RS, SE, SI, SK, SM, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, KM, ML, MR, NE, SN, TD, TG).

Published:

- *with international search report (Art. 21(3))*
- *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments (Rule 48.2(h))*