CORRECTED VERSION*

PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau

INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(51) International Patent Classification 6 : H04L 9/00

A1

(11) International Publication Number: WO 98/27685

(43) International Publication Date: 25 June 1998 (25.06.98)

(21) International Application Number: PCT/US97/21900

(22) International Filing Date: 25 November 1997 (25.11.97)

(30) Priority Data:
08/768,674 18 December 1996 (18.12.96) US

(71) Applicant: INTEL CORPORATION [US/US]; 2200 Mission College Boulevard, Santa Clara, CA 95052 (US).

(72) Inventor: DAVIS, Derek, L.; 4509 East Desert Trumpet Road, Phoenix, AZ 85044 (US).


(74) Agents: TAYLOR, Edwin, H. et al.; Blakely, Sokoloff, Taylor & Zafman LLP, 7th floor, 12400 Wilshire Boulevard, Los Angeles, CA 90025-1026 (US).

(81) Designated States: AL, AM, AT, AT (Utility model), AU (Petty patent), AZ, BA, BB, BG, BR, BY, CA, CH, CN, CU, CZ, CZ (Utility model), DE, DE (Utility model), DK, DK (Utility model), EE, EE (Utility model), ES, FI, FI (Utility model), GB, GE, GH, HU, ID, IL, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MD, MG, MK, MN, MW, MX, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SK (Utility model), SL, TJ, TM, TR, TT, UA, UG, UZ, VN, YU, ZW, ARIPO patent (GH, KE, LS, MW, SD, SZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, ML, MR, NE, SN, TD, TG).

Published
With international search report.
With amended claims.

Date of publication of the amended claims:
23 July 1998 (23.07.98)

(54) Title: OPTIMIZED SECURITY FUNCTIONALITY IN AN ELECTRONIC SYSTEM



(57) Abstract

The electronic system (300) includes a host processor (305), a chipset (315), a main memory (310), and a cryptographic unit (335). The electronic system (300) also includes a host bus (320), a memory bus (325), and a bus (330). The cryptographic unit (335) includes circuitry to control and to manage bulk cryptographic operations that are performed by the chipset (315) using secret keys and/or session keys.

*(Referred to in PCT Gazette No. 35/1998, Section II)