

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
1 March 2001 (01.03.2001)

PCT

(10) International Publication Number
WO 01/15498 A1

(51) International Patent Classification⁷: H05K 1/00, 1/14

(21) International Application Number: PCT/US00/20858

(22) International Filing Date: 27 July 2000 (27.07.2000)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
09/382,440 25 August 1999 (25.08.1999) US

(71) Applicant: QUALCOMM INCORPORATED [US/US];
5775 Morehouse Drive, San Diego, CA 92121-1714 (US).

(72) Inventor: GANTON, Robert, B.; 12873 Gambusa Way,
San Diego, CA 92129 (US).

(74) Agents: WADSWORTH, Philip, R. et al.; Qualcomm In-
corporated, 5775 Morehouse Drive, San Diego, CA 92121-
1714 (US).


(81) Designated States (*national*): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.

(84) Designated States (*regional*): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:
— With international search report.

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: BIDIRECTIONAL INTERFACE TOOL FOR PWB DEVELOPMENT



(57) Abstract: A first printed wiring board (PWB, 102) has a first set of parallel printed wires (108) on one face and a second set of parallel printed wires (214) on the other face. The second set is generally orthogonal to the first set. The first set terminates in a first adaptor (110), which adapts to an interface (1034) having many parallel channels. The second set terminates in a second adaptor (112), which adapts to a second PWB (1036). Development of the second PWB is enhanced when any input or output on the second PWB can be connected to any channel of the interface. Thus, a hole is drilled through the first PWB at the intersection of the appropriate printed wires of the first and second sets, and is plated. The plated hole (416) may be drilled out (rendering it non-conductive) and effectively replated many times. Alternatively, the (inexpensive) first PWB may be replaced.

WO 01/15498 A1